TYPEC/PD2.0/PD3.0 Physical Layer IC for USB TYPEC input Interfaces

1. Features

- **Support TYPEC/PD2.0/PD3.0 UFP mode for USB TYPEC input port**
  - Auto-detect USB connection condition
- **Integrate USB Power Delivery (PD2.0/PD3.0) protocol**
  - Integrate hardware bi-phase Mark Coding (BMC) over CC
  - Integrate physical layer
  - Hardware CRC protect data integrity
  - Integrate PD2.0/PD3.0 protocol UFP engine
  - Support hardreset
- **Integrate USB TYPEC protocol**
- **Power management**
  - VBUSG control the power rail by the external NMOS, depending on CC negotiation state
  - IP2721: SEL configure the maximum PD request voltage as 20V, 15V or 5V
  - IP2721_MAX12: SEL configure the maximum PD request voltage as 12V, 9V or 5V
  - IP2721_D: SEL and SELP configure the maximum PD request voltage as 20V,15V，12V, 9V or 5V

4. Typical Application Schematic

- **Support VBUS soft start**
- **Working voltage: 3V~25V**
- **Package: TSSOP16**

2. Description

IP2721 is a USB TYPEC/PC2.0/PD3.0 physical layer protocol IC for USB TYPEC input port, support auto-detect USB port connection through CC1 and CC2. Integrate hardware PD protocol, analyze PD protocol to get source capabilities and request appropriate voltage accordingly.

3. Typical Applications

- **USB TYPEC input port for Power Banka, cell phone, wireless charging dock, VR box and UAV etc.**

SEL	SELP	IP2721 Voltage	IP2721_MAX12 Voltage	IP2721_D Voltage
High	Float	20V	12V	20V
Float	Float	15V	9V	15V
GND	Float	5V	5V	5V
Float	High	No support	No support	12V
Float	GND	No support	No support	9V

5. PIN Description

TSSOP16

Pin No.	Pin Name	Description
1	VBUSG	Connect to the gate of external NMOS, in control of the power rail.
2	VIN	Power input pin, apply 1uF capacitor to GND, connect to the Drain of the external NMOS.
3,4	NC	Keep floating
5	GND	Ground
6	SELP	Only for IP2721_D, configure the maximum voltage that IP2721 will request
7,8	TST1/TST2/TST2	Reserved PIN, keep floating
9,10	NC	Keep floating
11	SEL	configure the maximum voltage that IP2721 will request
12	CC2	Connect to CC2 of USB Type-C port
13	CC1	Connect to CC1 of USB Type-C port
14,15	NC	Keep floating
16	VBUS	Connect to the source of external NMOS

6. IP Series Products List

USB Charging Port Control IC

IC Part No.	Channel	Standards supported										Package	
		BC1.2 & APPLE	QC3.0 & QC2.0	FCP	SCP	AFC	SFCP	MTK PE+ 2.0&1.1	TypeC	NTC	PD2.0/ PD3.0/PPS	Package	Compatibility
IP2110	1	√	-	-	-	-	-	-	-	-	-	SOT23-5	
IP2111 IP2111A	1	√	-	-	-	-	-	-	-	-	-	SOT23-6	
IP2112 IP2112A	2	√	-	-	-	-	-	-	-	-	-	SOT23-6	
IP2161	1	√	√	√	-	√	√	-	-	-	-	SOT23-6	
IP2163	1	√	√	√	-	√	√	√	-	√	-	SOP8	PIN2 PIN
IP2183	1	√	√	√	√	√	√	√	-	-	-	SOP8	
IP2701	1	√	√	√	-	√	√	-	√	-	-	SOP8	
IP2703	1	√	√	√	-	√	√	√	√	√	-	DFN10	
IP2705	1	√	√	√	-	√	√	√	√	√	-	DFN12	
IP2707	2	√	√	√	-	√	√	√	√	√	-	QFN16	
IP2712	1	√	√	√	√	-	-	1.1	√	-	√	TSSOP20L	
IP2716	1	√	√	√	√	√	-	1.1	√	-	√	QFN32	
IP2723	1	√	√	√	√	√	√	√	√	-	√	TSSOP16	
IP2721	1	-	-	-	-	-	-	-	-	-	√ SINK	TSSOP16	

7. Absolute Maximum Ratings

Parameters	Symbol	Value	Unit
VIN input voltage range	VIN	-0.3 ~ 30	**V**
CC1,CC2 input voltage range	V_{CC1},V_{CC2}	-0.3 ~ 30	**V**
Other pins voltage range		-0.3 ~ 10	**V**
Junction temperature range	T_J	-40 ~ 150	℃
Storage temperature	Tstg	-60 ~ 150	℃
Lead temperature (Soldering, 10sec.)	Ts	260	℃
Ambient temperature range	T_A	-40~120	℃

Package thermal resistance	θ_{JA}	90	℃/W
Package thermal resistance	θ_{JC}	39	℃/W
Human body model (HBM)	ESD	2	KV

*Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device.

Exposure to Absolute Maximum Rated conditions for extended periods may affect device reliability.

*Voltages are referenced to GND unless otherwise noted.

8. Recommended Operating Conditions

Parameter	Symbol	Min.	Typ.	Max.	Unit
Input voltage	VIN	3		25	V
Ambient temperature	T_A	-40		85	℃

*Devices' performance cannot be guaranteed when working beyond those Recommended Operating Conditions.

9. Electrical Characteristics

Unless otherwise specified, T A =25℃, 4.5V ≤ VCC1 ≤ 5.5V

Parameter	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Input voltage	VIN	Supplied directly	3		25	V
Input UVLO threshold	UVLO	VIN Falling	2.5		2.9	V
Quiescent current	I_Q	CC floating	120		145	uA
		CC connected	1		1.5	mA
Start time	Ts		20	37	50	us
VBUS soft start time	Tv		3.5		4.5	ms
SEL input high voltage threshold	V_{SELH}		2.5			V
SEL input low voltage threshold	V_{SELL}				0.3	V
SEL default output voltage	V_{SELO}		1.35	1.5	1.65	V
CC1/CC2 connection detection threshold voltage	V_{CC1_TH}/ V_{CC2_TH}		0.25		2.04	V

10. Function Description

USB TYPEC/PD protocol

IP2721 is an integrated USB TYPEC PD protocol IC for USB input port, support USB TYPEC/PD2.0/PD3.0 protocol. USB TYPEC device plug-in and plug-out is auto-detected based on CC1/CC2 pins. IP2721 integrated PD protocol analyzer to get the voltage capabilities and request the matched voltage.

- Port mode: sink (device)
- Auto-detect USB TYPEC device plug-in and plug-out
- Integrate hardware bi-phase Mark Coding (BMC) over CC
- Integrate physical layer
- Integrate PD protocol state machine
- Support PD hardreset

SEL/SELP pin

SEL/SELP pin is used to configure the maximum voltage that IP2721 will request, when SEL is pulled to high voltage level V_{SELH}, the maximum request voltage is 20V; when SEL is floating, the maximum voltage that IP2721 request is 15V; when SEL pull down to GND, IP2721 only request 5V voltage.

If the maximum voltage SRC port supported is lower than IP2721 capable of, IP2721 will request the maximum voltage supported by the SRC port. If the maximum voltage SRC port supported is higher than IP2721 capable of , IP2721 will request its maximum voltage and supported by the SRC port as well. That is to say, IP2721 will request the maximum voltage supported by both IP2721 and SRC port.

The customized models of IP2721_MAX12 is configured switching the maximum request voltage among 12V, 9V and 5V by SEL.

The customized models of IP2721_D is configured switching the maximum request voltage among 20V,15V,12V, 9V and 5V by SEL and SELP.

*SEL/SELP pull 100kohm resistor to VIN is V_{SELH}. The switching of SEL/SELP voltage level is not supported after power up, it should be connected well before IP2721 power up.

| SEL	SELP	IP2721 Voltage	IP2721_MAX12 Voltage	IP2721_D Voltage
High	Float	20V	12V	20V
Float	Float	15V	9V	15V
GND	Float	5V	5V	5V
Float	High	No support	No support	12V
Float	GND	No support	No support	9V

Power path control

IP2721 support external NMOS for power path control, controlling the Gate of external NMOS by VBUSG pin. The NMOS will be turned on when CC connection is established, and turned off when CC disconnected.

*Power NMOS of Vds withstand voltage above 30V is recommended.

11. Package

BASE METAL

WITH PLATING

SECTION B-B

SYMBOL	MILLIMETER		
	MIN	NOM	MAX
A	—	—	1.20
A1	0.05	—	0.15
A2	0.90	1.00	1.05
A3	0.39	0.44	0.49
b	0.20	—	0.29
b1	0.19	0.22	0.25
c	0.13	—	0.18
c1	0.12	0.13	0.14
D	4.86	4.96	5.06
E	6.20	6.40	6.60
E1	4.30	4.40	4.50
e	0.65BSC		
L	0.45	0.60	0.75
L1	1.00BSC		
θ	0	—	8°

12. IMPORTANT NOTICE

INJOINIC TECHNOLOGY and its subsidiaries reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to INJOINIC TECHNOLOGY's terms and conditions of sale supplied at the time of order acknowledgment.

INJOINIC TECHNOLOGY assumes no liability for applications assistance or the design of Buyers' products.

Buyers are responsible for their products and applications using INJOINIC TECHNOLOGY's components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards. Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of INJOINIC TECHNOLOGY's components in its applications, notwithstanding any applications-related information or support that may be provided by INJOINIC TECHNOLOGY. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify INJOINIC TECHNOLOGY and its representatives against any damages arising out of the use of any INJOINIC TECHNOLOGY's components in safety-critical applications. Reproduction of significant portions of INJOINIC TECHNOLOGY's information in INJOINIC TECHNOLOGY's data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. INJOINIC TECHNOLOGY is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

INJOINIC TECHNOLOGY will update this document from time to time. The actual parameters of the product may vary due to different models or other items. This document voids all express and any implied warranties.

Resale of INJOINIC TECHNOLOGY's components or services with statements different from or beyond the parameters stated by INJOINIC TECHNOLOGY for that component or service voids all express and any implied warranties for the associated INJOINIC TECHNOLOGY's component or service and is an unfair and deceptive business practice. INJOINIC TECHNOLOGY is not responsible or liable for any such statements.