



## Single-Supply DIFFERENCE AMPLIFIER

### FEATURES

- SWING: to Within 200mV of Either Output Rail
- LOW OFFSET DRIFT:  $\pm 3\mu\text{V}/^\circ\text{C}$
- LOW OFFSET VOLTAGE:  $\pm 250\mu\text{V}$
- HIGH CMR: 94dB
- LOW GAIN ERROR: 0.01%
- LOW GAIN ERROR DRIFT: 1ppm/ $^\circ\text{C}$
- WIDE SUPPLY RANGE:  
Single: 2.7V to 20V  
Dual:  $\pm 1.35\text{V}$  to  $\pm 10\text{V}$
- MSOP-8 PACKAGE

### APPLICATIONS

- DIFFERENCE INPUT AMPLIFIER BUILDING BLOCK
- UNITY-GAIN INVERTING AMPLIFIER
- GAIN = 1/2
- AMPLIFIER GAIN = 2 AMPLIFIER
- SUMMING AMPLIFIER
- SYNCHRONOUS DEMODULATOR
- CURRENT AND DIFFERENTIAL LINE RECEIVER
- VOLTAGE-CONTROLLED CURRENT SOURCE
- BATTERY-POWERED SYSTEMS
- LOW-COST AUTOMOTIVE INSTRUMENTATION


### DESCRIPTION

The INA152 is a small (MSOP-8), low-power, unity-gain difference amplifier consisting of a CMOS op amp and a precision resistor network. The on-chip resistors are laser trimmed for accurate gain and high common-mode rejection. Excellent TCR tracking of the resistor maintains gain accuracy and common-mode rejection over temperature. The input common-mode voltage range extends to above the positive and

negative rails and the output swings to within 50mV of either rail.

The difference amplifier is the foundation of many commonly used circuits. The INA152 provides precision circuit function without using an expensive precision network.

The INA152 is specified for operation over the extended industrial temperature range,  $-40^\circ\text{C}$  to  $+85^\circ\text{C}$ .



# SPECIFICATIONS: $V_S = \pm 10V$

$T_A = +25^\circ\text{C}$ ,  $V_S = \pm 10V$ ,  $R_L = 10k\Omega$  connected to ground, and reference pin connected to ground, unless otherwise noted.

PARAMETER	CONDITIONS	INA152EA			UNITS
		MIN	TYP	MAX	
<b>OFFSET VOLTAGE</b> Input Offset Voltage vs Temperature vs Power Supply vs Time	RTO <sup>(1)</sup> (2) $V_{CM} = 0V$ $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$ $V_S = \pm 1.35V$ to $\pm 10V$		$\pm 250$ $\pm 3$ 5 0.5	$\pm 1500$ $\pm 15$ 30	$\mu V$ $\mu V/^\circ\text{C}$ $\mu V/V$ $\mu V/mo$
<b>INPUT VOLTAGE RANGE</b> <sup>(3)</sup> Common-Mode Voltage Range  Common-Mode Rejection	$V_{IN+} - V_{IN-} = 0V$	$2(V-) - 80$	94	$2(V+) - 2$	V dB
<b>INPUT IMPEDANCE</b> <sup>(4)</sup> Differential Common-Mode			80 80		k $\Omega$ k $\Omega$
<b>OUTPUT NOISE VOLTAGE</b> <sup>(1)</sup> (5) $f_O = 10\text{Hz}$ $f_O = 1\text{kHz}$ $f_B = 0.1\text{Hz}$ to $10\text{Hz}$	RTO		97 87 2.4		$nV/\sqrt{\text{Hz}}$ $nV/\sqrt{\text{Hz}}$ $\mu V_{p-p}$
<b>GAIN</b> Initial <sup>(6)</sup> Gain Error Gain Temperature Drift Coefficient Nonlinearity	$(V-) + 0.3V < V_O < (V+) - 0.350V$		1 $\pm 0.01$ $\pm 1$ $\pm 0.002$	$\pm 0.1$ $\pm 10$ $\pm 0.005$	V/V % ppm/ $^\circ\text{C}$ % of FS
<b>FREQUENCY RESPONSE</b> Small Signal Slew Rate Settling Time, 0.1% , 0.01% Overload Recovery	9V Step 9V Step 50% Overdrive		800 0.4 23 25 5		kHz V/ $\mu s$ $\mu s$ $\mu s$ $\mu s$
<b>OUTPUT</b> Voltage  Load Capacitance Stability Short-Circuit Current	$R_L = 10k\Omega$ to GND  Continuous to Common	$(V+) - 0.35$ $(V-) + 0.3$	$(V+) - 0.02$ $(V-) + 0.15$ 500 +7, -12		V V pF mA
<b>POWER SUPPLY</b> Rated Voltage Voltage Range  Current, Quiescent	$I_O = 0mA$	$\pm 1.35$ 2.7	$\pm 10$  500	$\pm 10$ 20 650	V V V $\mu A$
<b>TEMPERATURE RANGE</b> Specification Operating $\theta_{JA}$ , Junction to Ambient		-40 -55	150	+85 +125	$^\circ\text{C}$ $^\circ\text{C}$ $^\circ\text{C/W}$

NOTES: (1) Referred to output in unity-gain difference configuration. Note that this circuit has a gain of 2 for the op amp's offset voltage and noise voltage. (2) Includes effects of amplifier's input bias and offset currents. (3) Limit  $I_{IN}$  through  $40k\Omega$  resistors to 1mA. (4)  $40k\Omega$  resistors are ratio matched but have  $\pm 20\%$  absolute value. (5) Includes effects of amplifier's input current noise and thermal noise contribution of resistor network. (6) Connected as difference amplifier.


# SPECIFICATIONS: $V_S = +5V$

$T_A = +25^\circ\text{C}$ ,  $V_S = +5V$ , Ref connected to  $V_S/2$ ,  $R_L = 10k\Omega$  connected to  $V_S/2$ , unless otherwise noted.

PARAMETER	CONDITIONS	INA152EA			UNITS
		MIN	TYP	MAX	
<b>OFFSET VOLTAGE</b> Input Offset Voltage vs Temperature	$R_{TO}^{(1) (2)}$ $V_{CM} = V_{OUT} = 0V$ $T_A = -40^\circ\text{C} \leq T_A \leq 85^\circ\text{C}$		$\pm 250$ $\pm 3$	$\pm 1500$ $\pm 15$	$\mu V$ $\mu V/^\circ\text{C}$
<b>INPUT VOLTAGE RANGE<sup>(3)</sup></b> Voltage Range, Common-Mode Common-Mode Rejection	$V_{IN+} - V_{IN-} = 0V$ $0V < V_{CM} < +5V$ , $R_{SRC} = 0\Omega$	-2.5 80	94	+5.5	V dB
<b>OUTPUT</b> Voltage	$R_L = 10k\Omega$ to GND	$(V+) - 0.2$ $(V-) + 0.2$	$(V-) + 0.05$		V V V

NOTES: (1) Referred to output in unity-gain difference configuration. Note that this circuit has a gain of 2 for the op amp's offset voltage and noise voltage. (2) Includes effects of amplifier's input bias and offset currents. (3) Limit  $I_{IN}$  through  $40k\Omega$  resistors to 1mA.

## PIN CONFIGURATION



## ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Supply Voltage, $V+$ to $V-$ .....	+22V
Signal Input Terminals .....	+20V Continuous
Output Short-Circuit to GND Duration .....	Continuous
Operating Temperature .....	$-55^\circ\text{C}$ to $+125^\circ\text{C}$
Storage Temperature .....	$-55^\circ\text{C}$ to $+125^\circ\text{C}$
Junction Temperature .....	$+150^\circ\text{C}$
Lead Temperature (soldering, 10s) .....	$+300^\circ\text{C}$







## PACKAGE/ORDERING INFORMATION

PRODUCT	PACKAGE	PACKAGE DRAWING NUMBER	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER <sup>(1)</sup>	TRANSPORT MEDIA
INA152EA "	MSOP-8 "	337 "	$-40^\circ\text{C}$ to $+85^\circ\text{C}$ "	B52 "	INA152EA/250 INA152EA/2K5	Tape and Reel Tape and Reel

NOTE: (1) Models with a slash (/) are available only in Tape and Reel in the quantities indicated (e.g., /2K5 indicates 2500 devices per reel). Ordering 2500 pieces of "INA152EA/2K5" will get a single 2500-piece Tape and Reel.







# TYPICAL PERFORMANCE CURVES

At  $T_A = +25^\circ\text{C}$ ,  $V_S = \pm 10\text{V}$ ,  $R_L = 10\text{k}\Omega$  connected to GND, and Ref = GND, unless otherwise noted.



# TYPICAL PERFORMANCE CURVES (Cont.)


At  $T_A = +25^\circ\text{C}$ ,  $V_S = \pm 10\text{V}$ ,  $R_L = 10\text{k}\Omega$  connected to GND, and Ref = GND, unless otherwise noted.




# TYPICAL PERFORMANCE CURVES (Cont.)

At  $T_A = +25^\circ\text{C}$ ,  $V_S = \pm 10\text{V}$ ,  $R_L = 10\text{k}\Omega$  connected to GND, and Ref = GND, unless otherwise noted.


SMALL-SIGNAL STEP RESPONSE




LARGE-SIGNAL STEP RESPONSE




SETTLING TIME vs LOAD CAPACITANCE




INPUT COMMON-MODE VOLTAGE vs OUTPUT VOLTAGE



OFFSET VOLTAGE PRODUCTION DISTRIBUTION





OFFSET VOLTAGE PRODUCTION DISTRIBUTION



# TYPICAL PERFORMANCE CURVES (Cont.)

At  $T_A = +25^\circ\text{C}$ ,  $V_S = \pm 10\text{V}$ ,  $R_L = 10\text{k}\Omega$  connected to GND, and Ref = GND, unless otherwise noted.



# APPLICATIONS INFORMATION

The INA152 is a low-power difference amplifier suitable for a wide range of general-purpose applications. Figure 1 shows the basic connections required for operation of the INA152. Decoupling capacitors are strongly recommended in applications with noisy or high-impedance power supplies. The capacitors should be placed close to the device pins, as shown in Figure 1.

As shown in Figure 1, the differential input signal is connected to pins 2 and 3. The source impedances connected to the inputs must be nearly equal to assure good common-mode rejection. An  $8\Omega$  mismatch in source impedance will degrade the common-mode rejection of a typical device to approximately 80dB (a  $16\Omega$  mismatch degrades CMR to 74dB). If the source has a known impedance mismatch, an additional resistor in series with the opposite input can be used to preserve good common-mode rejection.

The INA152's internal resistors are accurately ratio trimmed to match. That is,  $R_1$  is trimmed to match  $R_2$ , and  $R_3$  is trimmed to match  $R_4$ . However, the absolute values may not be equal ( $R_1 + R_2$  may be slightly different than  $R_3 + R_4$ ). Thus, large series resistors on the input (greater than  $250\Omega$ ), even if well matched, will degrade common-mode rejection.

Circuit-board layout constraints might suggest possible variations in connections of the internal resistors. It might appear that pins 1 and 3 could be interchanged, however, because of the ratio trimming technique used (see paragraph above) CMRR will be degraded. If pins 1 and 3 are interchanged, pins 2 and 5 must also be interchanged to maintain proper ratio matching.




FIGURE 1. Precision Difference Amplifier (Basic Power Supply and Signal Connections).

## OPERATING VOLTAGE

The INA152 operates from single (+2.7V to +20V) or dual ( $\pm 1.35V$  to  $\pm 10V$ ) supplies with excellent performance. Specifications are production tested with +5V and  $\pm 10V$  supplies. Most behavior remains unchanged throughout the full operating voltage range. Parameters that vary significantly with operating voltage are shown in the typical performance curves.

## INPUT VOLTAGE

The INA152 can accurately measure differential signals that are above and below the supply rails. Linear common-mode range extends from  $2 \cdot [(V+) - 1V]$  to  $2 \cdot (V-)$  (nearly twice the supplies). See the typical performance curve, "Input Common-Mode Voltage vs Output Voltage".

## OFFSET VOLTAGE TRIM

The INA152 is laser trimmed for low offset voltage and drift. Most applications require no external offset adjustment. Figure 2 shows an optional circuit for trimming the output offset voltage. The output is referred to the output reference terminal (pin 1), which is normally grounded. A voltage applied to the Ref terminal will be summed with the output signal. This can be used to null offset voltage, as shown in Figure 2. The source impedance of a signal applied to the Ref terminal should be less than  $10\Omega$  to maintain good common-mode rejection.




FIGURE 2. Offset Adjustment.



# TYPICAL APPLICATIONS




FIGURE 3. Precision Instrumentation Amplifier.




FIGURE 4. Current Receiver with Compliance to Rails.




FIGURE 5. Pseudoground Generator.




FIGURE 6. Precision Unity-Gain Inverting Amplifier.




FIGURE 7. Precision Gain = 2 Amplifier.




FIGURE 10. Precision Summing Amplifier.




FIGURE 8. Precision Gain = 1/2 Amplifier.




FIGURE 11. ±5V Precision Voltage Reference.




FIGURE 9. Precision Average Value Amplifier.




FIGURE 12. Precision Summing Amplifier with Gain.




FIGURE 13. Instrumentation Amplifier Guard Drive Generator.




FIGURE 14. Precision Summing Instrumentation Amplifier.




FIGURE 15. Precision Voltage-to-Current Converter with Differential Inputs.




FIGURE 16. Differential Input Voltage-to-Current Converter for Low  $I_{OUT}$ .




FIGURE 17. Isolating Current Source.




FIGURE 18. Differential Output Difference Amplifier.




FIGURE 19. Isolating Current Source with Buffering Amplifier for Greater Accuracy.




FIGURE 20. Differential Input Data Acquisition.




FIGURE 21. Digitally Controlled Gain of  $\pm 1$  Amplifier.




FIGURE 22. Precision Absolute Value Buffer.




FIGURE 23. High Output Current Precision Difference Amplifier.

## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
INA152EA/250	ACTIVE	VSSOP	DGK	8	250	RoHS & Green	NIPDAU   NIPDAUAG	Level-3-260C-168 HR	-40 to 85	B52	<a href="#">Samples</a>
INA152EA/2K5	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU   NIPDAUAG	Level-3-260C-168 HR	-40 to 85	B52	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (<https://www.ti.com/legal/termsofsale.html>) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2021, Texas Instruments Incorporated