# Synchronous 4 Bit Counters; Binary, Direct Reset

This synchronous, presettable counter features an internal carry lookahead for application in high-speed counting designs. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change conicident with each other when so instructed by the count-enable inputs and internal gating.

This mode of operation eliminates the output counting spikes that are normally associated with asynchronous (ripple clock) counters. A buffered clock input triggers the four flip-flops on the rising (positive-going) edge of the clock input wave form.


This counter is fully programmable; that is the outputs may be preset to either level. As presetting is synchronous setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock pulse regardless of the levels of the enable inputs.

The carry look-ahead circuitry provides for cascading counters for nbit synchronous applications without additional gating. Instrumental in accomplishing this function are two counter-enable inputs and a ripple carry output. Both countenable inputs (ENABLE P and ENABLE T) must be high to count, and ENABLE T is fed forward to enable the ripple carry output. The ripple carry output thus enabled will produce a high-level output pulse with a duration approximately equal to the high level portion of the  $Q_A$  output. The high-level overflow ripple carry pulse can be enable successive cascaded stages. Transitions at the ENPor ENT are allowed regardless of the level of the clock input.

- Internal Look-Ahead for Fast Counting
- Carry Output for n-Bit Cascading

latasheethu.com


- Synchronous Counting
- Synchronously Programmable
- Load Control Line
- Diode-Clamped Inputs



#### PIN ASSIGNMENT

Reset	C	1•	16	þ	V <sub>CC</sub>
Clock	Ľ	2	15	þ	Ripple Carry Out
P0	Ľ	3	14	þ	Q0
<b>P</b> 1	Ľ	4	13	þ	Q1
P2	Ľ	5	12	þ	Q2
P3	Γ	6	11	þ	Q3
Enable P	Ľ	7	10	þ	Enable T
GND	Ľ	8	9	þ	Load

#### LOGIC DIAGRAM



# IN74LS161

	Inputs			Outputs					
Reset	Load	Enable P	Enable T	Clock	Q0	Q1	Q2	Q3	Function
L	Х	Х	Х	Х	L	L	L	L	Reset to "0"
Н	L	Х	Х	μ	P0	P1	P2	P3	Preset Data
Н	Н	Х	L	μ	No change		No count		
Н	Н	L	Х	μ	No change		No count		
Н	Н	Н	Н	μ	Count up		Count		
Н	Х	Х	Х	~	No change		No count		

## FUNCTION TABLE

X=don't care

P0,P1,P2,P3 = logic level of Data inputs Ripple Carry Out = Enable  $T \bullet Q0 \bullet Q1 \bullet Q2 \bullet Q3$ 

## MAXIMUM RATINGS\*

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	Supply Voltage	7.0	V
V <sub>IN</sub>	Input Voltage	7.0	V
V <sub>OUT</sub>	Output Voltage	5.5	V
Tstg	Storage Temperature Range	-65 to +150	°C

<sup>\*</sup>Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

## **RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter			Max	Unit
V <sub>CC</sub>	Supply Voltage		4.75	5.25	V
V <sub>IH</sub>	High Level Input Voltage		2.0		V
V <sub>IL</sub>	Low Level Input Voltage			0.8	V
I <sub>OH</sub>	High Level Output Current			-0.4	mA
I <sub>OL</sub>	Low Level Output Current			8.0	mA
$f_{clock}$	Clock frequency		0	25	MHz
t <sub>w(clock)</sub>	Width of clock pulse		25		ns
t <sub>w(reset)</sub>	Width of reset pulse		20		ns
		Data inputs P0, P1, P2, P3	20		
t <sub>su</sub>	Setup time Enable P or T		20		ns
		Load	20		
t <sub>h</sub>	Hold time at any input				ns
T <sub>A</sub>	Ambient Temperature Range		0	+70	°C



					Guarant	eed Limit	
Symbol	Р	arameter	Test Conditions		Min	Max	Unit
V <sub>IK</sub>	Input Clan	np Voltage	$V_{CC} = min, I_{II}$	$_{\rm N} = -18 ~{\rm mA}$		-1.5	V
V <sub>OH</sub>	High Leve	l Output Voltage	$V_{CC} = min, I_C$	$_{\rm DH} = -0.4 ~{\rm mA}$	2.7		V
V <sub>OL</sub>	Low Level	l Output Voltage	$V_{CC} = min, I_C$	$_{DL} = 4 \text{ mA}$		0.4	V
			$V_{\rm CC} = \min, I_{\rm C}$	$_{DL} = 8 \text{ mA}$		0.5	
$I_{IH}$	High Leve	l Input Current	$V_{CC} = max$	Data or enable P		20	μΑ
			V <sub>IN</sub> =2.7 V	Load, clock or enable T		40	
				Reset		20	
			V <sub>CC</sub> = max	Data or enable P		0.1	mA
			V <sub>IN</sub> =7.0 V	Load, clock or enable T		0.2	
				Reset		0.1	
I <sub>IL</sub>	Low Level Input Current		$V_{CC} = max$	Data or enable P		-0.4	mA
			V <sub>IN</sub> =0.4 V	Load, clock or enable T Reset		-0.8	
Io	Output Short Circuit Current		$V_{CC} = max, V$ (Note 1)	$V_0 = 0 \text{ V}$	-20	-100	mA
I <sub>CC</sub>	Supply Current	All outputs high	V <sub>CC</sub> = max (Note 2)			31	mA
		All outputs low	$V_{CC} = max$ (N	Note 3)		32	

# DC ELECTRICAL CHARACTERISTICS over full operating conditions

Note 1: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 2: I<sub>CCH</sub> is measured with the load high, then again with the load low, with all other inputs high and all outputs open.

Note 3: I<sub>CCL</sub> is measured with the clock input high, then again with the clock input low, with all other inputs low and all outputs open.



AC ELECTRICAL CHARACTERISTICS ( $T_A=25^{\circ}C$ ,  $V_{CC}=5.0$  V,  $C_L=15$  pF,  $R_L=2$  k $\Omega$ ,  $t_r=15$  ns,  $t_f=6.0$  ns)

Symbol	Parameter	Min	Max	Unit
t <sub>PLH</sub>	Propagation Delay, Clock to Ripple carry		35	ns
t <sub>PHL</sub>	Propagation Delay, Clock to Ripple carry		35	ns
t <sub>PLH</sub>	Propagation Delay, Clock (load input high) to Any Q		24	ns
t <sub>PHL</sub>	Propagation Delay, Clock (load input high) to Any Q		27	ns
t <sub>PLH</sub>	Propagation Delay, Clock (load input low) to Any Q		24	ns
t <sub>PHL</sub>	Propagation Delay, Clock (load input low) to Any Q		27	ns
t <sub>PLH</sub>	Propagation Delay, Enable T to Ripple carry		14	ns
t <sub>PHL</sub>	Propagation Delay, Enable T to Ripple carry		14	ns
t <sub>PHL</sub>	Propagation Delay, Reset to Any Q		28	ns




Figure 1. Switching Waveform




Figure 2. Switching Waveform




Figure 3. Switching Waveform






Figure 4. Switching Waveform





NOTES A.  $C_L$  includes probe and jig capacitance. B. All diodes are 1N916 or 1N3064.

**Figure 5. Test Circuit** 



Sequence illustrated in waveforms:

- 1. Reset outputs to zero.
- 2. Preset to binary twelve.
- 3. Count to thirteen, fourteen, fifteen, zero, one, and two.
- 4. Inhibit.


Figure 7. Timing Diagram



N SUFFIX PLASTIC DIP (MS - 001BB)




► ^ ^ ▲	
16 9	∎ B
$\Gamma \Lambda \Lambda \Lambda \Lambda \Lambda \Lambda \Lambda \Lambda$	






 Dimensions "A", "B" do not include mold flash or protrusions. Maximum mold flash or protrusions 0.25 mm (0.010) per side.



D SUFFIX SOIC (MS - 012AC)



#### NOTES:

- 1. Dimensions A and B do not include mold flash or protrusion.
- 2. Maximum mold flash or protrusion 0.15 mm (0.006) per side for A; for B 0.25 mm (0.010) per side.



	Dimension, mm		
Symbol	MIN	MAX	
Α	9.8	10	
В	3.8	4	
С	1.35	1.75	
D	0.33	0.51	
F	0.4	1.27	
G	1.27		
Н	5.	72	
J	0°	8°	
K	0.1	0.25	
Μ	0.19	0.25	
Р	5.8	6.2	
R	0.25	0.5	

