


IN74LS07

Hex Non-Inverted Buffers with Open-Collector Outputs

This device contains hex non inverted buffers with open-collector.

- High Output Voltage 30 V
- High Speed $t_{PD} = 12 \text{ ns}$
- Low Power Dissipation $P_D = 13 \text{ mW}$ per Gate




ORDERING INFORMATION

IN74LS07N Plastic


IN74LS07D SOIC

$T_A = 0^\circ \text{ to } 70^\circ \text{ C}$ for all packages

LOGIC DIAGRAM



PIN ASSIGNMENT



FUNCTION TABLE

Inputs	Output
A	Y
H	H
L	L

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
V_{CC}	Supply Voltage	7.0	V
V_{IN}	Input Voltage	5.5	V
V_{OUT}	Output Voltage	30	V
Tstg	Storage Temperature Range	-65 to +150	°C

*Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
V_{CC}	Supply Voltage	4.75	5.25	V
V_{IH}	High Level Input Voltage	2.0		V
V_{IL}	Low Level Input Voltage		0.8	V
V_{OH}	High Level Output Voltage		30	V
I_{OL}	Low Level Output Current		40	mA
T_A	Ambient Temperature Range	0	+70	°C

DC ELECTRICAL CHARACTERISTICS over full operating conditions

Symbol	Parameter	Test Conditions	Guaranteed Limit		Unit
			Min	Max	
V_{IK}	Input Clamp Voltage	$V_{CC} = 4.75$, $I_{IN} = -18$ mA		-1.5	V
I_{OH}	High Level Output Current	$V_{CC} = 4.75$, $V_{OH} = 5.25$		250	μA
V_{OL}	Low Level Output Voltage	$V_{CC} = 4.75$, $I_{OL} = 16$ mA		0.4	V
		$V_{CC} = 4.75$, $I_{OL} = 40$ mA		0.7	
I_{IH}	High Level Input Current	$V_{CC} = 5.25$, $V_{IN} = 2.7$ V		20	μA
		$V_{CC} = 5.25$, $V_{IN} = 5.5$ V		1	mA
I_{IL}	Low Level Input Current	$V_{CC} = 5.25$, $V_{IN} = 0.4$ V		-0.2	mA
I_{CC}	Supply Current	$V_{CC} = 5.25$	Total with outputs high	14	mA
			Total with outputs low	45	

AC ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$, $V_{CC} = 5.0\text{ V}$, $C_L = 15\text{ pF}$,
 $R_L = 100\ \Omega$, $t_r = 15\text{ ns}$, $t_f = 6.0\text{ ns}$)

Symbol	Parameter	Min	Max	Unit
t_{PLH}	Propagation Delay, Input A to Output Y		10	ns
t_{PHL}	Propagation Delay, Input A to Output Y		30	ns








Figure 1. Switching Waveforms



NOTE A. C_L includes probe and jig capacitance.

Figure 2. Test Circuit

N SUFFIX PLASTIC DIP (MS - 001AA)






⊕ 0.25 (0.010) (M) T

NOTES:

- Dimensions "A", "B" do not include mold flash or protrusions.
Maximum mold flash or protrusions 0.25 mm (0.010) per side.

Dimension, mm		
Symbol	MIN	MAX
A	18.67	19.69
B	6.1	7.11
C		5.33
D	0.36	0.56
F	1.14	1.78
G	2.54	
H	7.62	
J	0°	10°
K	2.92	3.81
L	7.62	8.26
M	0.2	0.36
N	0.38	

D SUFFIX SOIC (MS - 012AB)



⊕ 0.25 (0.010) (M) T C (M)

NOTES:

- Dimensions A and B do not include mold flash or protrusion.
- Maximum mold flash or protrusion 0.15 mm (0.006) per side
for A; for B - 0.25 mm (0.010) per side.

Dimension, mm		
Symbol	MIN	MAX
A	8.55	8.75
B	3.8	4
C	1.35	1.75
D	0.33	0.51
F	0.4	1.27
G	1.27	
H	5.27	
J	0°	8°
K	0.1	0.25
M	0.19	0.25
P	5.8	6.2
R	0.25	0.5