
IN7472

AND-Gated J-K Master-Slave Flip- Flops with Reset and Clear

LOGIC DIAGRAM



FUNCTION TABLE


Inputs					Output	
Reset	Clear	Clock	J	K	Q	Q
L	Н	X	X	X	Н	L
Н	L	X	X	X	L	Н
L	L	X	X	X	H^*	H^*
Н	Н	ጘ	L	L	Q_0	$\overline{Q_0}$
Н	Н	님	Н	L	Н	L
Н	Н	7	L	Н	L	Н
Н	H T		Н	Н	TOG	GLE

X =don't care


 Q_0 = the level of Q before the indicated input conditions were established.

TOGGLE: Each output changes to the complement of its previous level on each active transition (pulse) of the clock.

*This configuration is nonstable; that is, it will not persist whenpreset and clear inputs return to their inactive (high) level.



PIN ASSIGNMENT



NC - No internal connection



MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
V_{CC}	Supply Voltage	7.0	V
V_{IN}	Input Voltage	5.5	V
I_{OL}	Low Level Output Current	16	mA
Tstg	Storage Temperature Range	-65 to +150	°C

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
V_{CC}	Supply Voltage		4.75	5.25	V
V_{IH}	High Level Input Voltage		2.0		V
V_{IL}	Low Level Input Voltage			0.8	V
I_{OH}	High Level Output Current			-400	μΑ
I _{OL}	Low Level Output Current			16	mA
		Clock high	20		ns
$t_{\rm w}$	Pulse Width	Clock low	47		
		Reset or Clear low	25		
t_{su}	Input Setup Time		0↑		ns
t_h	InputHold Time		0\$		ns
f_{max}	Maximum Clock Frequency			15	MHz
T _A	Ambient Temperature Range		-10	+70	°C

 $[\]uparrow\downarrow$ The arrow indicates the edge of the clock pulse used for reference: \uparrow for the rising edge, \downarrow for the falling edge.



DC ELECTRICAL CHARACTERISTICS over full operating conditions

Symbol	Parameter		Parameter Test Conditions	Guarant	Guaranteed Limit	
				Min	Max	
V _{IK}	Input Clamp Vo	oltage	$V_{CC} = min, I_{IN} = -10 \text{ mA}$		-1.5	V
V _{OH}	High Level Out	tput Voltage	V _{CC} = min, I _{OH} =max	2.4		V
V_{OL}	Low Level Out	put Voltage	$V_{CC} = min, I_{OL} = max$		0.4	V
$I_{\rm I}$	Input Current at Maximum Input Voltage		$V_{CC} = max, V_{IN} = 5.5 \text{ V}$		1	mA
		D, J, K			40	
I_{IH}	High Level	Clear	$V_{CC} = max$, $V_{IN} = 2.4 \text{ V}$		80	μΑ
	Input Current	Reset			80	
		Clock			80	
		D, J, K			-1.6	
${ m I}_{ m IL}$	Low Level	Clear	$V_{\rm CC} = \max, V_{\rm IN} = 0.4 \text{ V}$		-3.2	mA
	Input Current	Reset			-3.2	
		Clock			-3.2	
I _{OS} *	Short-Circuit Output Current		$V_{CC} = max$	-18	-55	mA
I_{CC}	Supply Current		V _{CC} = max, See Note 1		20	mA

^{*}Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

Note 1: With outputs open, I_{CC} is measured with the Q and Q outputs high in turn. At the time of measurement, the clock input is grounded.



3.5 V

GND

3.5 V

GND

AC ELECTRICAL CHARACTERISTICS (T = 25°C, $V_{CC} = 5.0$ V, $C_L = 15$ pF,

 $R_L = 390 \Omega$, Input $t_r = t_f = 10 \text{ ns}$)

Symbol	Parameter	Min	Max	Unit
t _{PLH}	Propagation Delay Time, Low to High Level Output (from Reset to Q)		25	ns
t _{PHL}	Propagation Delay Time, High to Low Level Output (from Reset to Q)		40	ns
t _{PLH}	Propagation Delay Time, Low to High Level Output (from Clear to Q)		25	ns
t _{PHL}	Propagation Delay Time, High to Low Level Output (from Clear to Q)		40	ns
t _{PLH}	Propagation Delay Time, Low to High Level Output (from Clock to Q or Q)		25	ns
t _{PHL}	Propagation Delay Time, High to Low Level Output (from Clock to Q or Q)		40	ns





Figure 1. Switching Waveforms

Figure 2. Switching Waveforms





NOTES A. C_L includes probe and jig capacitance. B. All diodes are 1N916 or 1N3064.

Figure 3. Test Circuit



N SUFFIX PLASTIC DIP (MS - 001AA)






NOTES:

Dimensions "A", "B" do not include mold flash or protrusions.
 Maximum mold flash or protrusions 0.25 mm (0.010) per side.

14
14 ⁰

	Dimension, mm		
Symbol	MIN	MAX	
A	18.67	19.69	
В	6.1	7.11	
C		5.33	
D	0.36	0.56	
F	1.14 1.78		
G	2.54		
Н	7.	62	
J	0° 10°		
K	2.92	3.81	
L	7.62 8.26		
M	0.2 0.36		
N	0.38		

D SUFFIX SOIC (MS - 012AB)



NOTES:

- 1. Dimensions A and B do not include mold flash or protrusion.
- 2. Maximum mold flash or protrusion 0.15 mm (0.006) per side for A; for B 0.25 mm (0.010) per side.



	Dimension, mm		
Symbol	MIN MAX		
A	8.55	8.75	
В	3.8	4	
С	1.35	1.75	
D	0.33	0.51	
F	0.4	1.27	
G	1.27		
Н	5.	27	
J	0°	8°	
K	0.1	0.25	
M	0.19	0.25	
P	5.8	6.2	
R	0.25	0.5	