

IMS1800 CMOS High Performance 256K x 1 Static RAM

FEATURES

A7 A8 A9 A10 A11 A14 A15

- INMOS' Very High Speed CMOS
- · Advanced Process 1.2 Micron Design Rules
- 256K x 1 Bit Organization
- · 25, 30, 35 and 45 ns Address Access Times
- · 25, 30, 35 and 45 ns Chip Enable Access Times
- Fully TTL Compatible
- · Separate Data Input and Outputs
- · Three-state Output
- 24 Pin 300-mil DIP, SOJ and 28 Pin LCC
- Single +5V ± 10% Operation
- Power Down Function

A16

J A13

DIP and SOJ


DESCRIPTION

The INMOS IMS1800 is a high performance 256Kx1 CMOS Static RAM. The IMS1800 provides maximum density and speed enhancements with the additional benefits of lower power and superior reliability.


The IMS1800 features fully static operation requiring no external clocks or timing strobes, with equal access and cycle times. Additionally, the IMS1800 provides a Chip Enable function (E) that can be used to place the device into a low power standby mode.

The IMS1800E is an extended temperature version pending military qualification of the IMS1800M.






LOGIC SYMBOL



BLOCK DIAGRAM



PIN NAMES

	O- A17 ADDRESS INPUTS	Q DATA OUT
V	WRITE ENABLE	Voc POWER (+5V)
E	CHIP ENABLE	Vss GROUND
[DATA INPUT	

ABSOLUTE MAXIMUM RATINGS*

Voltage on any pin relative to	Vss2.0 to 7.0V
Voltage on I/O	1.0 to 6.0V
Temperature Under Bias	55° C to 125°C
Storage Temperature	65° C to 150°C
Power Dissipation	1W
DC Output Current	
(One output at a time, one second duration)	

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

=

DC OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
Vcc	Supply Voltage	4.5	5.0	5.5	V	
Vss	Supply Voltage	0	0	0	V	
Vін	Input Logic "1" Voltage	2.0		+0.5	V	All inputs
V IL	Input Logic "0" Voltage	-0.5 *		0.8	٧	All inputs
TA	Ambient Operating Temperature	0		70	∘C	

^{*}Vil. min = -3.0V for pulse width <10ns, note b

DC ELECTRICAL CHARACTERISTICS (0°C \(\text{TA} \(\text{T0°C} \) (Vcc = 5.0V \(\pm \) 10%)a

SYMBOL	PARAMETER	MIN	MAX	UNITS	NOTES
Icc ₁	Average Vcc Power Supply Current		120	mA	tavav = tavav (min)
loc2	Vcc Power Supply Current (Standby,Stable + i'L Input Levels)		30	mA	E ≥ Vih. All other inputs at Vin ≤ Vil. or ≥ Vih
lccs	Vcc Power Supply Current (Standby, Stable CMOS Input Levels)		10	mA	E \geq (Vcc - 0.2V). All other inputs at Vin \leq 0.2 or \geq (Vcc - 0.2V)
ICC4	Vcc Power Supply Current (Standby, Cycling CMOS Input Levels)		15	mA	E ≥ (Vcc - 0.2V). Inputs cycling at Vin ≤ 0.2 or ≥ (Vcc - 0.2V)
lilk	Input Leakage Current (Any Input)		±1	μА	Vcc = max Vin = Vss to Vcc
lork	Off State Output Leakage Current		±10	μА	Vcc = max Vin = Vss to Vcc
Vон	Output Logic "1" Voltage	2.4		٧	Iон = -4 mA
Vol	Output Logic "0" Voltage		0.4	٧	loL = 8mA

Note a: lcc is dependent on output loading and cycle rate, the specified values are obtained with the output unloaded.

AC TEST CONDITIONS

Input Pulse Levels	Vss to 3V
Input Rise and Fall Times	5ns
Input and Output Timing Reference	e Levels1.5V
Output Load	

CAPACITANCE^b (Ta=25°C, f=1.0 MHZ)

SYMBOL	PARAMETER	MAX	UNITS	CONDITIONS
Cin	Input Capacitance	4	рF	$\Delta V = 0$ to 3V
Соит	Output Capacitance	4	pF	$\Delta V = 0$ to $3V$

Note b: This parameter is sampled and not 100% tested.



RECOMMENDED AC OPERATING CONDITIONS (0°C \le Ta \le 70°C) (Vcc = 5.0V \pm 10%) READ CYCLE⁹

	SYMI	BOL	PARAMETER		MS 00- 25	18	AS 00- 00	180	1S 00- 5	18	MS 00- 15	4 – Z C	N O T E
No	Stan'd	Alt.		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	s	S
1	t ELQV	t ACS	Chip Enable Access Time		25		30		35		45	ns	
2	t AVAV	t RC	Read Cycle Time	25		30		35		45		ns	С
3	t AVQV	t AA	Address Access Time		25		30		35		45	ns	d
4	t AXQX	t он	O/P Hold After Addr's Ch'ge	3		3		3		3		ns	
5	t ELQX	t LZ	Chip Enable to O/P Active	3		3		3		3		ns	
6	t EHQZ	t HZ	Chip Disable to O/P Inactive	0	20	0	20	0	20	0	20	ns	f,j
7	t ELICCH	t PU	Chip Enable to Power Up	0		0		0		0		ns	j
8	t ELICCL	t PD	Chip Enable to Power Down		30		30		30		30	ns	j
		t T	Input Rise and Fall Times		50		50		50		50	ns	e,j


Note c: For READ CYCLE 1 & 2, W is high for entire cycle.

Note d: Device is continuously selected; E low. Note e: Measured between Vil max and Vin min.


Note f: Measured $\pm 200 \text{mV}$ from steady state output voltage. Load capacitance is 5pF. Note g: \overline{E} and \overline{W} must transition between ViH to ViL or ViL to ViH in a monotonic fashion.

Note j: Parameter guaranteed but not tested.

READ CYCLE 1c,d



READ CYCLE 2°



RECOMMENDED AC OPERATING CONDITIONS (0°C \le Ta \le 70°C) (Vcc = 5.0V \pm 10%) WRITE CYCLE 1: \overline{W} CONTROLLED^{g,h}

	SYMBOL		SYMBOL PARAMETER		IMS 1800- 25		IMS 1800- 30		IMS 1800- 35		IS 10- 5	U N I	NOT E
No	Stan'd	Alt.			MAX		MAX			 		s	s
9	tAVAV	t WC	Write Cycle Time	25		30		35		45		ns	
10	twLwH	t WP	Write Pulse Width	20		25		30		40		ns	
11	tELWH	tcw	Chip Enable to End of Write	20		25		30		40		ns	
12	tDVWH	t DW	Data Setup to End of Write	10		12		15		20		ns	
13	tWHDX	t DH	Data Hold after End of Write	0		0		0		0		ns	
14	tAVWH	t AW	Address Setup to End of Write	20		25		30		40		ns	
15	tAVWL	t AS	Address Setup to Start of Write	0		0		0		0		ns	
16	tWHAX	t WR	Address Hold after End of Write	2		2		0		0		ns	
17	tWLQZ	t WZ	Write Enable to Output Disable	0	10	0	10	0	20	0	20	ns	f,j
18	tWHQX	t OW	Output Active After End of Write	5		5		5		5		ns	i

Note f: Measured ±200mV from steady state output voltage. Load capacitance is 5pF.


Note g: E and W must transition between VIH to VIL or VIL to VIH in a monotonic fashion.

Note h: E, or W must be $\geq V H$ during address transitions.

Note it If \overline{W} is low when \overline{E} goes low, the outputs remain in the high impedance state.

Note j: Parameter guaranteed but not tested.

WRITE CYCLE 2: E1 OR E2 CONTROLLEDg,h



RECOMMENDED AC OPERATING CONDITIONS (0°C \le Ta \le 70°C) (Vcc = 5.0V \pm 10%)

WRITE CYCLE 2: Ē CONTROLLED^{g, h}

	SYMBOL		SYMBOL PARAMETER		IMS 1800- 25		IMS 1800- 30		IMS 1800- 35		IMS 1800- 45		N O T E
No	Stan'd	Alt.		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	S	s
19	tAVAV	t WC	Write Cycle Time	25		30		35		45		ns	
20	tWLEH	t WP	Write Pulse Width	20		25		30		40		ns	
21	tELEH	tcw	Chip Enable to End of Write	20		25		30		40		ns	
22	tDVEH	t DW	Data Setup to End of Write	10		12		15		20		ns	
23	tEHDX	t DH	Data Hold after End of Write	0		0		0		0		ns	
24	tAVEH	1 AW	Address Setup to End of Write	20		25		30		40		ns	
25	tEHAX	t WR	Address Hold after End of Write	2		2		0		0		ns	
26	tAVEL	t AS	Address Setup to Start of Write	0		0		0		0		ns	
27	tWLQZ	t WZ	Write Enable to Output Disable	0	10	0	10	0	15	0	20	ns	f,j

Note f: Measured ±200mV from steady state output voltage. Load capacitance is 5pF.


Note g: Ē and W must transition between ViH to ViL or VIL to ViH in a monotonic fashion.

Note h: \overline{E} or \overline{W} must be \ge ViH during address transitions.

Note i: If \overline{W} is low when \overline{E} goes low, the output remains in the high impedance state.

Note j: Parameter guaranteed but not tested.

WRITE CYCLE 2



DEVICE OPERATION

The IMS1800 has two control inputs, Chip Enable (/E) and Write Enable (/W), 18 address inputs (A0 -A17), a Data In (D) and a Data Out (Q). The /E input controls device selection as well as active and standby modes. With /E low, the device is selected and the 18 address inputs are decoded to select one bit out of 256 Kbits. Read and Write operations on the memory cell are controlled by the /W input. With /E high, the device is deselected, the outputs are disabled and the power consumption is reduced to less than one-third of the active mode power with TTL levels and even lower with CMOS levels.

READ CYCLE

A read cycle is defined as $/W \ge VIH$ min with $/E \le VIL$ max. Read access time is measured from either /E going low or from valid address.

The READ CYCLE 1 waveform shows a read access that is initiated by a change in the address inputs while /E is low. The output remains active throughout READ CYCLE 1 and is valid at the specified address access time. The address inputs may change at access time and long as /E remains low, the cycle time is equal to the address access time.

The READ CYCLE 2 waveform shows a read access that is initiated by /E going low. As long as address is stable when /E goes low, valid data is at the output at the specified Chip Enable Access time. If address is not valid when /E goes low, the timing is as specified in READ CYCLE 1. Chip Enable access time is not affected by the duration of the deselect interval.

WRITE CYCLE

The write cycle of the IMS1800 is initiated by the latter of /E or /W to transition from a high to a low. In the case of /W falling last, the output buffer will be turned on telox after the falling edge of /E (just as in a read cycle). The output buffer is then turned off within twloz of the falling edge of /W. During this interval it is possible to have bus contention between devices with D and Q connected together in a common I/O configuration. Therefore input data should not be active until twloz to aviod bus contention.

WRITE CYCLE 1 waveform shows a write cycle terminated by /W going high. Data set-up and hold times are referenced to the rising edge of /W. When /W goes high at the end of the cycle with /E active, the output of the memory becomes active. The data from the memory will be the same as the input data unless the input data or

address changes.

WRITE CYCLE 2 waveform shows a write cycle terminated by /E going high. Data set-up and hold times are referenced to the rising edge of /E. With /E high the output remains in the high impedance state.

APPLICATION

It is imperative when designing with any very high speed memory, such as the IMS1800, that the fundemental rules in regard to memory board layout be followed to ensure proper system operation.

POWER DISTRIBUTION

The recommended power distribution scheme combines proper power trace layout and placement of decoupling capacitors to maintain the operating margins of the IMS1800. The impedance in the decoupling path from the power pin through the decoupling capacitor to the ground pin should be kept to a minimum. The impedance of this path is determined by the series impedance of the power line inductance and the inductance and reactance of the decoupling capacitor.

Current transients associated with the operation of any high speed device have very high frequency components. so line inductance is the dominating factor. To reduce the line inductance, the power trace and ground trace should be gridded or provided by separate power planes. The decoupling capacitor supplies energy for high frequency current transients and should be located as close to the devices with as short lead length as possible. The high frequency decoupling capacitor should have a value of 0.1 microfarad and be placed between each row of devices in the array. A larger tantalum capacitor of a sufficient value to eliminate low frequency ripple, should be placed near the memory board edge connection where the power traces meet the backplane power distribution system. These larger capacitors provide bulk energy storage to prevent voltage drop due to the main supply being located off the memory board and at the end of a long inductive path. The ground grid of the memory array should extend to the TTL driver periphery circuit area. This will provide a solid ground reference for the TTL drivers and prevent loss of operating margin of the drivers due to differential ground noise.




ORDERING INFORMATION

DEVICE	SPEED	PACKAGE	PART NUMBER
IMS1800	25ns 25ns 25ns 25ns 25ns 30ns 30ns 30ns 30ns 35ns 35ns 35ns 35ns 45ns 45ns 45ns 45ns	Plastic DIP Ceramic DIP SOJ Ceramic LCC Plastic DIP Ceramic DIP SOJ Ceramic LCC Plastic DIP Ceramic LCC Plastic DIP Ceramic DIP Ceramic DIP SOJ Ceramic LCC Ceramic DIP Ceramic DIP Ceramic DIP Ceramic DIP SOJ Ceramic LCC Ceramic LCC	IMS1800P-25 IMS1800S-25 IMS1800E-25 IMS1800W-25 IMS1800W-25 IMS1800P-30 IMS1800S-30 IMS1800E-30 IMS1800W-30 IMS1800W-30 IMS1800W-35 IMS1800P-35 IMS1800P-35 IMS1800W-35 IMS1800W-35 IMS1800W-35 IMS1800W-35 IMS1800W-45 IMS1800P-45 IMS1800P-45 IMS1800W-45 IMS1800W-45 IMS1800W-45 IMS1800W-45


Туре	Package	Lead finish
Α	Formed flat-pack	gold
В	Formed flat-pack	solder
C	LCC	gold
D	Cerdip	solder
Ε	Small outline, J-bend	solder
G	PGA	gold
Н	Small outline, Gull wing	solder
j	PLCC, J-bend	solder
K	Sidebraze ceramic DIP	solder
N	Ceramic LCC	solder
Р	Plastic DIP	solder
S	Sidebraze ceramic DIP	gold
Т	(Skinny) Flat-pack	solder
W	Ceramic LCC	gold
Υ	(Skinny) Flat-pack	gold


PACKAGING INFORMATION

24 Pin Plastic J Leaded Small Outline




Dim	Inc	hes	mı	m	
Dilli	Min	Max	Min	Max	Notes
Α	.120	.140	3.048	3.556	
B1	.014	.019	.356	.483	}
С	.010		.254		
D	.602	.612	15.291	15.545	
Ε	.335	.347	8.509	8.814	
E1	.292	.299	7.417	7.595	
e1	.050	.050	1.270	1.270	
eА	.262	.272	6.655	6.909	
L	.028	.036	.711	.914	







24 Pin Plastic Dual-In-Line




Dim	Inc	hes	mm		
		Nom	Tol	Nom	Tol
A		.165]	4.551	
A.	j	.045	.025	1.143	.635
В		.018	.006	0.457	.152
B B	1	.060	.003	1.524	.127
D		1.160	.002	29.46	.05
E		.300	.003	7.620	.076
e1	l	.100	.010	2.54	.254
Θ/	ĸ.	.325	.010	8.255	.254







24 Pin Ceramic Dual-In-Line



Dim	Inc	hes	mm		
Diliti	Nom	Tol	Nom	Tol	
A	.096	.012	2.438	.305	
A1	.035	.015	.889	.381	
В	.018	.002	.457	.051	
B1	.060	Тур	1.524	Max	
D	1.20	.012	30.48	.305	
E	.315	.010	8.001	.254	
E1	.295	.015	7.493	.381	
e1	.100	.010	2.54	.254	
L	.145	.020	3.683	.508	





28 Pin Leadless Chip Carrier

Dim	Inches		mm		Notes
Dilli	Nom	Tal	Nom	Tol	Notes
A	.071	.007	1.803	.178	
B1	.025	.003	.635	.076	
D	.550	.010	13.970	.254	
E	.350	.010	8.890	254	
e1	.050	.002	1.270	.051	
İ		İ	}		

