High Performance 16K Static RAM MIL-STD-883C

FEATURES


- Full Military Temperature Operating Range (-55°C to +125°C)
- MIL-STD-883C Processing
- · 45, 55 and 70 nsec Access Times
- Fully TTL Compatible
- Separate Data Input & Output
- · Three-state Output
- Power Down Function
- Single +5V ± 10% Operation
- 20-Pin, 300-mil DIP (JEDEC Std.)
- · 20-Pin Ceramic LCC (JEDEC Std.)

DESCRIPTION

The INMOS IMS1400M is a high performance 16Kx1 Static RAM processed in full compliance to MIL-STD-883C with access times as fast as 45 nsec and a maximum power consumption of 660 mW. These characteristics are made possible by the combination of innovative circuit design and INMOS' proprietary NMOS technology.

The IMS1400M features fully static operation requiring no external clocks or timing strobes with equal access and cycle times. Additionally, the IMS1400M provides a Chip Enable (/E) function that can be used to place the device into a low-power standby mode reducing consumption to less than 165mW.

The IMS1400M is a high speed VLSI RAM intended for military applications which demand superior performance and reliability.



ABSOLUTE MAXIMUM RATINGS*

Voltage on any pin relative to Vss	-3.5 to 7.0 V
Temperature Under Bias	. −65°C to 135°C
Storage Temperature (Ambient)	. −65°C to 150°C
Power Dissipation	1W
DC Output Current	50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
V _{cc}	Supply Voltage	4.5	5.0	5.5	٧	
V _{SS}	· Supply Voltage	0	0	0	٧	
V _{IH}	Input Logic "1" Voltage	2.0		6.0	V	All Inputs
V _{IL}	Input Logic "0" Voltage	-2.0		0.8	٧	All Inputs
T _A	Ambient Operating Temperature	-55		125	°C	400 Linear ft/min transverse air flow

DC ELECTRICAL CHARACTERISTICS ($-55^{\circ}\text{C} \le T_{A} \le 125^{\circ}\text{C}$) ($V_{CC} = 5.0\text{V} \pm 10\%$)

SYMBOL	PARAMETER	MIN	MAX	UNITS	NOTES
l _{CC1}	Average V _{CC} Power Supply Current AC		120	mΑ	$t_{\rm C} = t_{\rm C} {\rm min}$
I _{CC2}	V _{CC} Power Supply Current (Standby)		30	mA	$\overline{E} \ge V_{IH}$ min
I _{IN}	Input Leakage Current (Any Input)	-10	10	μΑ	$V_{CC} = max$ $V_{IN} = V_{SS}$ to V_{CC}
I _{OLK}	Off State Output Leakage Current	-50	50	μΑ	$V_{CC} = max$ $V_{OUT} = V_{SS}$ to V_{CC}
V _{OH}	Output Logic "1" Voltage I _{out} = -4mA	2.4		٧	
V _{OL}	Output Logic "0" Voltage I _{OUT} = 16mA		0.4	V	

AC TEST CONDITIONS³

Γ	
١	Input Pulse Levels
ł	Input Puse Levels. Input Rise and Fall Times. 5ns Input and Output Timing Reference Levels. 1.5V
1	Input and Output Timing Reference Levels
1	Output Load See Figure 1


Note a: Operation to specifications guaranteed 2ms after $\ensuremath{V_{CC}}$ applied.

CAPACITANCE b (T_A = 25 o C, f = 1.0MHz)

SYMBOL	PARAMETER	MAX	UNIT	CONDITIONS
CiN	Input Capacitance	4	pF	$\Delta V = 0$ to 3V
Cout	Output Capacitance	7	ρF	$\Delta V = 0$ to 3V
CĒ	E Capacitance	6	рF	$\Delta V = 0$ to 3V

Note b: This parameter is sampled and not 100% tested.

FIGURE 1. OUTPUT LOAD



RECOMMENDED AC OPERATING CONDITIONS (-55°C \(\text{Ta} \(\text{ } 125°C \) (Vcc = 5.0V \(\pm 10% \)) **READ CYCLE**


NO.		SYMBOL	PARAMETER	1400M-45		1400M-55		1400M-70		T	-46-2
	Standard	Alternate	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
1	TELQV	tacs	Chip Enable Access Time		45		55		70	ns	
2	tavav	tac	Read Cycle Time	40		50		65		ns	С
3	tavov	taa	Address Access Time		40		50		65	ns	d
4	taxox	tон	Output Hold After Address Change	3		3		0		ns	
5	telox	tız	Chip Enable to Output Active	3		5		5		ns	
6	tenoz	tHZ	Chip Disable to Output Disable	0	25	0	30	0	40	ns	f
7	telicch	teu	Chip Enable to Power Up	0		0		0		ns	i
8	TEHICCL	teo	Chip Enable to Power Down	0	45	0	55	0	70	ns	
ı		tr	Input Rise and Fall Times		50		50		50	ne	<u> </u>

Note c: For READ CYCLE 1 & 2, \overline{W} is high for entire cycle. Note d: Device is continuously selected; \overline{E} low.


Note e: Measured between Vil max and Vin min.

Note f: Measured ±200mV from steady state output voltage.
Note j: Parameter guaranteed but not tested.

READ CYCLE 1°,d



READ CYCLE 2 °



RECOMMENDED AC OPERATING CONDITIONS (-55°C \leq T_A \leq 125°C) (V_{CC} = 5.0V \pm 10%)

WRITE CYCLE 1: W CONTROLLED

NO.	SYM	BOL	PARAMETER		M-45					UNITS	NOTES
IVO.	Standard	Alternate	FANAMETEN	MIN	MAX	MIN	MAX	MIN	MAX	011110	
9	t _{avav}	twc	Write Cycle Time	40		50		65		ns	
10	twwn	t _{we}	Write Pulse Width	20		25		30		ns	
11	t _{ELWH}	t _{cw}	Chip Enable to End of Write	40		50		60		ns	
12	t _{DVWH}	tow	Data Set-up to End of Write	15		20		23		ns	
13	t _{wHDX}	t _{он}	Data Hold After End of Write	0		0		8		ns	
14	t _{avwh}	t _{AW}	Address Set-up to End of Write	40		50		55		ns	
15	t _{AVWL}	t _{AS}	Address Set-up to Beginning of Write	8		8		8		ns	
16	t _{whax} .	t _{wa}	Address Hold After End of Write	0		0		10		ns	
17	t _{WLQZ}	t _{wz}	Write Enable to Output Disable	0	20	0	25	0	28	ns	f
18	t _{whox}	tow	Output Active After End of Write	0	25	0	30	0	40	ns	g, j


Note f: Measured ±200mV from steady state output voltage.

Note g: If \overline{W} is low when \overline{E} goes low, the output remains in the high impedance state.

Note h: Ē or W must be ≥ Viн during address transitions.

Note j: Parameter guaranteed but not tested.

WRITE CYCLE 1



RECOMMENDED AC OPERATING CONDITIONS (-55°C \leq T_A \leq 125°C) (V_{CC} = 5.0V \pm 10%)

WRITE CYCLE 2: E CONTROLLEDh


T-46-23-05

NO.	SYM	BOL	PARAMETER		M-45					UNITS	NOTES
140.	Standard	Alternate	TATIANTETEN	MIN	MAX	MIN	MAX	MIN	MAX	0	.,0.10
19	t _{AVAV}	t _{wc}	Write Cycle Time	40		50		65		ns	
20	tween	t _{WP}	Write Pulse Width	20		25		30		ns	
21	t _{ELEH}	t _{cw}	Chip Enable to End of Write	40		50		60		ns	
22	t _{DVEH}	t _{DW}	Data Set-up to End of Write	15		20		23		ns	
23	t _{EHDX}	t _{DH}	Data Hold After End of Write	5		5		10		ns	
24	t _{AVEH}	t _{AW}	Address Set-up to End of Write	40		50		55		ns	
25	t _{EHAX}	t _{wa}	Address Hold After End of Write	0		0		10		ns	
26	t _{AVEL}	t _{AS}	Address Set-up to Beginning of Write	-5		-5		-5		ns	
27	t _{WLQZ}	t _{wz}	Write Enable to Output Disable	0	20	0	25	0	28	ns	f

Note f: Measured ± 200mV from steady state output voltage.

Note h: \overline{E} or \overline{W} must be $\geq V_{IH}$ during address transition.

WRITE CYCLE 2



DEVICE OPERATION

The IMS1400M has two control inputs: Chip Enable (E) and Write Enable (W), 14 address inputs, a data in

(D_{IN}) and a data out (D_{OUT}).

When V_{CC} is first applied to pin 20, a circuit associated with the E input forces the device into the lower power standby mode regardless of the state of the E input. After V_{CC} is applied for 2ms the E input controls device selection as well as active and standby modes.

With \overline{E} low, the device is selected and the 14 address inputs are decoded to select one memory cell out of 16,385. READ and WRITE operations on the memory cell are controlled by \overline{W} input. With \overline{E} high, the device is deselected, the output is disabled, and the power consumption is reduced to less than $\frac{1}{4}$ of the active mode power.

READ CYCLE

A read cycle is defined as $\overline{W} \ge V_H$ min with $\overline{E} \le V_{IL}$ max. Read access time is measured from either \overline{E} going low or from valid address.

The READ CYCLE 1 waveform on page 3 shows a read access that is initiated by a change in the address inputs while \overline{E} is low. The output remains active throughout a READ CYCLE 1 and is valid at the specified address access time. As long as \overline{E} remains low, the cycle time is equal to the address access time.

The READ CYCLE 2 waveform on page 3 shows a read access that is initiated by Egoing low. As long as address is stable within 5ns after E goes low, valid data is at the output at the specified Chip Enable access time. If address is not valid within 5ns after E goes low, the timing is as specified in the READ CYCLE 1. Chip Enable access time is not affected by the duration of the deselect interval.

WRITE CYCLE

A write cycle is initiated by the latter of \overline{W} or \overline{E} going low, and terminated by \overline{W} (WRITE CYCLE 1) or \overline{E} (WRITE CYCLE 2) going high. During the write cycle, data on the input (D_{IN}) is written into the selected cell, and the output (D_{OUT}) is in high impedance.

If a write cycle is initiated by \overline{W} going low, the address must be stable for the WRITE CYCLE 1 set-up time. If a write cycle is initiated by \overline{E} going low, the address must be held stable for the entire write cycle. After \overline{W} or \overline{E} goes high to terminate the cycle, addresses may change. If these address set-up and hold times are not met, contents of other cells may be altered in unpredictable ways.

WRITE CYCLE 1 waveform on page 4 shows a write cycle terminated by \overline{W} going high. D_{IN} set-up and hold times are referenced to the rising edge of \overline{W} . With \overline{W} high D_{DVV} becomes active

high, D_{OUT} becomes active.

WRITE CYCLE 2 waveform on page 5 shows a write cycle terminated by \overline{E} going high. D_{IN} set-up and hold times are referenced to the rising edge of \overline{E} . With \overline{E} high, D_{OUT} remains in the high impedance state.

APPLICATION

To ensure proper operation of the extended temperature IMS1400M in a system environment, it is recommended that the following guidelines on board layout and power distribution be followed.

POWER DISTRIBUTION

The recommended power distribution scheme combines proper power trace layout and placement of decoupling capacitors. The impedance in the decoupling path from the power pin (20) through the decoupling capacitor, to the ground pin (10) should be kept to a minimum. The impedance of this path is determined by the series impedance of the power line inductance and the inductance and reactance of the decoupling capacitor.

To reduce the power line impedance, it is recommended that the power trace and ground trace be gridded or provided by separate power planes. The high frequency decoupling capacitor should have a value of $0.1\mu F$, and be placed between the rows of memory devices in the array (see Figure 2). A larger tantalum capacitor with a value between $22\mu F$ and $47\mu F$ should be placed near the memory board edge connection where the power traces meet the backplane power distribution system. These large capacitors provide bulk energy storage to prevent voltage drop due to the main supply being located off the memory board and at the end of a long inductive path.

Also, to prevent loss of signal margins due to differential ground noise, the ground grid of the memory array should be extended to the TTL drivers in the peripheral circuitry.

TERMINATION


Trace lines on a memory board in the array look to TTL driver, signals like low impedance, unterminated transmission lines. In order to reduce or eliminate the reflections of the TTL signals, line termination is recommended. The termination may be either parallel or series but the series termination technique has the advantages of drawing no DC current and using a minimum of components. The recommended technique is to use series termination.

A series resistor in the signal line at the output of the TTL driver to match the source impedance of the TTL driver to the signal line will dampen the reflections on the line. The line should be kept short with the driver-termination combination close to the memory array.

Some experimentation will have to be done to find the proper value to use for the series termination to minimize reflections, but generally a series resistor in the 10Ω to 30Ω range will be required.

The use of proper power distribution techniques, including adequate use of decoupling capacitors, along with proper termination of TTL driver outputs, are some of the most important, yet basic rules to be followed.

The rules are intended to maintain the operating margins of all devices on the memory board by providing a quiet environment relatively free of noise spikes and signal reflections.



V_{CC}, V_{SS} GRID SHOWING DECOUPLING CAPACITORS

ORDERING INFORMATION

DEVICE	SPEED	PACKAGE	PART NUMBER
IMS 1400M	45ns	CERAMIC DIP	IMS1400S-45M
	45ns	CERAMIC LCC	IMS1400N-45M
	55ns	CERAMIC DIP	IMS1400S-55M
	55ns	CERAMIC LCC	IMS1400N-55M
	70ns	CERAMIC DIP	IMS1400S-70M
	70ns	CERAMIC LCC	IMS1400N-70M