

## HIGH-SPEED 3.3V 32/16K x 16 SYNCHRONOUS DUAL-PORT STATIC RAM

#### IDT70V9279/69S/L


#### LEAD FINISH (SnPb) ARE IN EOL PROCESS - LAST TIME BUY EXPIRES JUNE 15, 2018

#### Features:

- True Dual-Ported memory cells which allow simultaneous access of the same memory location
- High-speed clock to data access
  - Commercial: 6.5/7.5/9/12/15ns (max.)
  - Industrial: 7.5ns (max.)
- Low-power operation
  - IDT70V9279/69S
    - Active: 429mW (typ.)
    - Standby: 3.3mW (typ.)
  - IDT70V9279/69L
    - Active: 429mW (typ.)
    - Standby: 1.32mW (typ.)
- Flow-through or Pipelined output mode on either port via the FT/PIPE pin
- Counter enable and reset features

- Dual chip enables allow for depth expansion without additional logic
- Full synchronous operation on both ports
  - 4ns setup to clock and 1ns hold on all control, data, and address inputs
  - Data input, address, and control registers
  - Fast 6.5ns clock to data out in the Pipelined output mode
  - Self-timed write allows fast cycle time
  - 10ns cycle time, 100MHz operation in Pipelined output mode
- Separate upper-byte and lower-byte controls for multiplexed bus and bus matching compatibility
- LVTTL- compatible, single 3.3V (±0.3V) power supply
- Industrial temperature range (-40°C to +85°C) is available for selected speeds
- Available in a 128-pin Thin Quad Flatpack (TQFP) package
- Green parts available, see ordering information

### Functional Block Diagram



#### NOTE:


1. A<sub>14</sub>x is a NC for IDT70V9269.

**JUNE 2018** 

### Description:

The IDT70V9279/69 is a high-speed 32/16K x 16 bit synchronous Dual-Port RAM. The memory array utilizes Dual-Port memory cells to allow simultaneous access of any address from both ports. Registers on control, data, and address inputs provide minimal setup and hold times. The timing latitude provided by this approach allows systems to be designed with very short cycle times.

With an input data register, the IDT70V9279/69 has been optimized for applications having unidirectional or bidirectional data flow in bursts. An automatic power down feature, controlled by  $\overline{CE}_0$  and CE<sub>1</sub>, permits the on-chip circuitry of each port to enter a very low standby power mode. Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 429mW of power.



- 1. A14x is a NC for IDT70V9269.
- 2. All VDD pins must be connected to power supply.
- All Vss pins must be connected to ground.
- Package body is approximately 14mm x 20mm x 1.4mm.
- This package code is used to reference the package diagram.
- This text does not indicate orientation of the actual part-marking.

#### Pin Names

Left Port	Right Port	Names
CEOL, CE1L	CEOR, CE1R	Chip Enables <sup>(3)</sup>
R/WL	R/WR	Read/Write Enable
ŌĒL	<del>OE</del> R	Output Enable
A0L - A14L <sup>(1)</sup>	A0R - A14R <sup>(1)</sup>	Address
I/O0L - I/O15L	I/O0R - I/O15R	Data Input/Output
CLKL	CLKR	Clock
ŪB∟	<del>UB</del> R	Upper Byte Select <sup>(2)</sup>
ĪΒL	<del>LB</del> R	Lower Byte Select <sup>(2)</sup>
ĀDSL	<del>ADS</del> R	Address Strobe Enable
CNTENL	<u>CNTEN</u> R	Counter Enable
CNTRSTL	<u>CNTRST</u> R	Counter Reset
FT/PIPEL	FT/PIPER	Flow-Through / Pipeline
V	DD	Power (3.3V)
V	SS	Ground (0V)

## 3743 tbl 01

#### NOTES:

- 1. Address A<sub>14x</sub> is a NC for IDT70V9269.
- 2.  $\overline{LB}$  and  $\overline{UB}$  are single buffered regardless of state of  $\overline{FT}/PIPE$ .
- 3.  $\overline{\text{CE}}_0$  and CE1 are single buffered when  $\overline{\text{FT}}/\text{PIPE} = V_{\text{IL}}$ , CEo and CE1 are double buffered when FT/PIPE = VIH, i.e. the signals take two cycles to deselect.

## Truth Table I—Read/Write and Enable Control<sup>(1,2,3)</sup>

ŌĒ	CLK	<u>C</u> E₀ <sup>(5)</sup>	CE1 <sup>(5)</sup>	UB <sup>(4)</sup>	LB <sup>(4)</sup>	R/W	Upper Byte I/O&15	Lower Byte I/O <sub>0-7</sub>	MODE
Х	1	Н	Х	Χ	Χ	Χ	High-Z	High-Z	Deselected-Power Down
Х	1	Χ	L	Χ	Χ	Х	High-Z	High-Z	Deselected-Power Down
Х	1	L	Н	Н	Н	Х	High-Z	High-Z	Both Bytes Deselected
Х	1	L	Н	L	Н	L	Din	High-Z	Write to Upper Byte Only
Х	1	L	Н	Н	L	L	High-Z	DATAIN	Write to Lower Byte Only
Х	1	L	Н	L	L	L	DATAIN	DATAIN	Write to Both Bytes
L	1	L	Н	L	Н	Н	DATAout	High-Z	Read Upper Byte Only
L	1	L	Н	Н	L	Н	High-Z	DATAout	Read Lower Byte Only
L	1	L	Н	L	L	Н	DATAout	DATAout	Read Both Bytes
Н	1	L	Н	L	L	Χ	High-Z	High-Z	Outputs Disabled

3743 tbl 02 NOTES:

- 1. "H" = V<sub>IH</sub>, "L" = V<sub>IL</sub>, "X" = Don't Care. 2. ADS, CNTEN, CNTRST = X.
- 3.  $\overline{\mathsf{OE}}$  is an asynchronous input signal.
- 4 LB and UB are single buffered regardless of state of FT/PIPE.

  5. CEo and CE1 are single buffered when FT/PIPE = VIL. CEo and CE1 are double buffered when FT/PIPE = VIL, i.e. the signals take two cycles to deselect.

Truth Table II—Address Counter Control (1,2,3)

Hutti	Table	$\Pi - \Lambda$	aui C	<u> </u>	Ount		ILIOI	
External Address	Previous Internal Address	Internal Address Used	CLK	ADS	CNTEN	CNTRST	I/O <sup>(3)</sup>	MODE
An	Х	An	<b>↑</b>	L <sup>(4)</sup>	Χ	Н	Dvo (n)	External Address Used
X	An	An + 1	1	Н	L <sup>(5)</sup>	Н	Dvo(n+1)	Counter Enabled—Internal Address generation
X	An + 1	An + 1	1	Н	Н	Н	Dvo(n+1)	External Address Blocked—Counter disabled (An + 1 reused)
Х	Χ	A0	1	Χ	X	L <sup>(4)</sup>	Dvo(0)	Counter Reset to Address 0

NOTES: 3743 tbl 03

- 1. "H" = VIH, "L" = VIL, "X" = Don't Care.
- 2.  $\overline{CE}_0$ ,  $\overline{LB}$ ,  $\overline{UB}$ , and  $\overline{OE}$  = VIL; CE1 and R/ $\overline{W}$  = VIH.
- 3. Outputs configured in Flow-Through Output mode; if outputs are in Pipelined mode the data out will be delayed by one cycle.
- 4. ADS and CNTRST are independent of all other signals including CEo, CE1, UB and LB.
- 5. The address counter advances if  $\overline{\text{CNTEN}} = \text{ViL}$  on the rising edge of CLK, regardless of all other signals including  $\overline{\text{CE}}_0$ , CE<sub>1</sub>,  $\overline{\text{UB}}$  and  $\overline{\text{LB}}$ .

## Recommended Operating Temperature and Supply Voltage<sup>(1,2)</sup>

Grade	Ambient Temperature	GND	<b>V</b> DD
Commercial	0°C to +70°C	0V	3.3V <u>+</u> 0.3V
Industrial	-40°C to +85°C	0V	3.3V <u>+</u> 0.3V

NOTES: 3743 tbl 04

- Industrial temperature: for specific speeds, packages and powers contact your sales office.
- 2. This is the parameter Ta. This is the "instant on" case temperature.

## Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
VDD	Supply Voltage	3.0	3.3	3.6	V
Vss	Ground	0	0	0	V
V⊪	Input High Voltage	2.2	_	VDD+0.3V <sup>(2)</sup>	V
VIL	Input Low Voltage	-0.3 <sup>(1)</sup>	_	0.8	V

3743 tbl 05

#### NOTES:

- 1.  $VIL \ge -1.5V$  for pulse width less than 10 ns.
- 2. VTERM must not exceed VDD + 0.3V.

## Absolute Maximum Ratings<sup>(1)</sup>

Symbol	Rating	Commercial & Industrial	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +4.6	٧
TBIAS <sup>(3)</sup>	Temperature Under Bias	-55 to +125	٥C
Tstg	StorageTemperature	-65 to +150	۰C
NLT	Junction Temperature	+150	°C
Іоит	DC Output Current	50	mA

3743 tbl 06

#### NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may
  cause permanent damage to the device. This is a stress rating only and functional
  operation of the device at these or any other conditions above those indicated
  in the operational sections of this specification is not implied. Exposure to absolute
  maximum rating conditions for extended periods may affect reliability.
- VTERM must not exceed VDD + 0.3V for more than 25% of the cycle time or 10ns maximum, and is limited to ≤ 20mA for the period of VTERM ≥ VDD + 0.3V.
- 3. Ambient Temperature Under DC Bias. No AC Conditions. Chip Deselected.

## Capacitance<sup>(1)</sup>

 $(TA = +25^{\circ}C, f = 1.0MHz)$ 

Symbol	Parameter	Conditions	Max.	Unit
Cin	Input Capacitance	VIN = 0V	9	pF
Соит <sup>(2)</sup>	Output Capacitance	Vout = 0V	10	pF

#### NOTES

1. These parameters are determined by device characterization, but are not

production tested.

2. Cout also references Ci/o.

3743 tbl 07

## DC Electrical Characteristics Over the Operating

Temperature and Supply Voltage Range (VDD = 3.3V ± 0.3V)

			70V9279/69S		70V92		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
Iu	Input Leakage Current <sup>(1)</sup>	$V_{DD} = 3.6V$ , $V_{IN} = 0V$ to $V_{DD}$	_	10		5	μΑ
ILO	Output Leakage Current	CEO = VIH or CE1 = VIL, VOUT = 0V to VDD	_	10	_	5	μΑ
Vol	Output Low Voltage	IOL = +4mA	_	0.4		0.4	V
Vон	Output High Voltage	Iон = -4mA	2.4	_	2.4	_	V

1. At  $V_{DD} \le 2.0V$  input leakages are undefined.

3743 tbl 08

3743 tbl 09a

## DC Electrical Characteristics Over the Operating Temperature Supply Voltage Range<sup>(3,6)</sup> (VDD = 3.3V ± 0.3V)

		ppry vortage R		9				0 = 3.3V 79/69X6 I Only	70V927 Co	79/69X7 m'l Ind		79/69X9 Only	
Symbol	Parameter	Test Condition	Versio	n	Typ. <sup>(4)</sup>	Max.	Typ. <sup>(4)</sup>	Max.	Typ. <sup>(4)</sup>	Max.	Unit		
ldd	Dynamic CEL and CER= VIL, Operating Outputs Disabled,		COM'L	S L	220 220	395 350	200 200	335 290	180 180	260 225	mA		
	Current (Both Ports Active)	$f = f MAX^{(1)}$	IND	S L		_	200 200	370 335	_				
ISB1	Standby Current (Both Ports - TTL	rent (Both	COM'L	S L	70 70	145 130	60 60	115 100	50 50	75 65	mA		
Level Inputs)	I = IMAX''	IND	S L		_	60 60	130 115	_					
ISB2	Current (One	$\overline{\underline{CE}}$ "A" = VIL and $\overline{CE}$ "B" = VIH $^{(5)}$	COM'L	S L	150 150	280 250	130 130	240 210	110 110	170 150	mA		
	Port - TTL Level Inputs)	Active Port Outputs Disabled, f=fMAX <sup>(1)</sup>	IND	S L			130 130	265 240					
ISB3	Full Standby Current (Both	Both Ports $\overline{CE}L$ and $\overline{CE}R \ge VDD - 0.2V$ ,	COM'L	S L	1.0 0.4	5 3	1.0 0.4	5 3	1.0 0.4	5 3	mA		
	Ports - CMOS Level Inputs)	$VIN \ge VDD - 0.2V \text{ or } VIN \le 0.2V, f = 0^{(2)}$	IND	S L			1.0 0.4	20 15					
ISB4	Current (One $\overline{CE}^*B^* \ge V_{DD} - 0.2V^{(5)}$	<u>CE</u> "A" ≤ 0.2V and <u>CE"B" ≥ VDD - 0.2V</u> (5) VIN > VDD - 0.2V or	COM'L	S L	140 140	270 240	120 120	230 200	100 100	160 140	mA		
	Port - CMOS Level Inputs)	$VIN \ge VDD - 0.2V$ of $VIN \le 0.2V$ , Active Port, Outputs Disabled, $f = fMAX^{(1)}$	IND	S L			120 120	255 230					

- 1. At f = fmax, address and control lines (except Output Enable) are cycling at the maximum frequency clock cycle of 1/tcyc, using "AC TEST CONDITIONS" at input levels of Vss to 3V.
- 2. f = 0 means no address, clock, or control lines change. Applies only to input at CMOS level standby.
- 3. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
- 4.  $V_{DD} = 3.3V$ ,  $T_{A} = 25^{\circ}C$  for Typ, and are not production tested. IDD DC(f=0) = 90mA (Typ). 5.  $\overline{CE}x = V_{IL}$  means  $\overline{CE}_{DX} = V_{IL}$  and  $CE_{1X} = V_{IH}$
- - $\overline{CE}x = V_{IH} \text{ means } \overline{CE}_{0X} = V_{IH} \text{ or } CE_{1X} = V_{IL}$
  - $\overline{\text{CE}}\text{x} \leq 0.2 \text{V}$  means  $\overline{\text{CE}}\text{ox} \leq 0.2 \text{V}$  and  $\text{CE}\text{1x} \geq \text{V}\text{dd}$  0.2 V
  - $\overline{\text{CE}}$ x  $\geq$  Vdd 0.2V means  $\overline{\text{CE}}$ 0x  $\geq$  Vdd 0.2V or CE1x  $\leq$  0.2V
  - 'X' represents "L" for left port or "R" for right port.
- 6. 'X' in part numbers indicate power rating (S or L).

3743 tbl 09b

## DC Electrical Characteristics Over the Operating Temperature Supply Voltage Range<sup>(3,6)</sup> (VDD = 3.3V ± 0.3V)(Cont'd)

						9/69X12 I Only		9/69X15 Only	
Symbol	Parameter	Test Condition	Versio	n	Typ. <sup>(4)</sup>	Max.	Typ. <sup>(4)</sup>	Max.	Unit
IDD	Dynamic Operating	CEL and CER= VIL, Outputs Disabled,	COM'L	S L	150 150	240 205	130 130	220 185	mA
	Current (Both Ports Active)	$f = fMAX^{(1)}$	IND	S L	_				
ISB1	Standby Current (Both Ports - TTL	$\overline{CE}L = \overline{CE}R = VIH$	COM'L	S L	40 40	65 50	30 30	55 35	mA
	Level Inputs)	f = fmax <sup>(1)</sup>	IND	S L	_			11	
ISB2	Standby Current (One Port - TTL	$\overline{\underline{CE}}$ "A" = VIL and $\overline{\underline{CE}}$ "B" = VIH <sup>(5)</sup>	COM'L	S L	100 100	160 140	90 90	150 130	mA
	Level Inputs)		IND	S L					
ISB3	Full Standby Current (Both	Both Ports CEL and CER > VDD - 0.2V,	COM'L	S L	1.0 0.4	5 3	1.0 0.4	5 3	mA
	Ports - CMOS Level Inputs)	$\begin{array}{l} \text{VIN} \geq \text{VDD} - 0.2 \text{V or} \\ \text{VIN} \leq 0.2 \text{V, f} = 0^{(2)} \end{array}$	IND	S L				1	
ISB4	Full Standby Current (One Port - CMOS	$\overline{CE}$ "A" $\leq 0.2V$ and $\overline{CE}$ "B" $\geq V$ DD $-0.2V$ <sup>(5)</sup>	COM'L	S L	90 90	150 130	80 80	140 120	mA
	Level Inputs)	$VIN \ge VDD - 0.2V$ or $VIN \le 0.2V$ , Active Port, Outputs Disabled, $f = fMAX^{(1)}$	IND	S L	_	_		_	

- 1. At f = fmax, address and control lines (except Output Enable) are cycling at the maximum frequency clock cycle of 1/tcyc, using "AC TEST CONDITIONS" at input levels of Vss to 3V.
- 2. f = 0 means no address, clock, or control lines change. Applies only to input at CMOS level standby.
- 3. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
- 4.  $V_{DD} = 3.3V$ ,  $T_{A} = 25^{\circ}C$  for Typ, and are not production tested.  $I_{DD} DC(f=0) = 90 mA$  (Typ). 5.  $\overline{CE}X = V_{IL} means \overline{CE}_{DX} = V_{IL} and CE_{IX} = V_{IH}$
- $\overline{\text{CE}}\text{x} = \text{Vih means } \overline{\text{CE}}\text{ox} = \text{Vih or CE}\text{1x} = \text{Vil}$
- $$\label{eq:continuous} \begin{split} \overline{\underline{CE}}x &\leq 0.2 V \text{ means } \overline{CE}ox \leq 0.2 V \text{ and } CE_{1}x \geq V_{DD} 0.2 V \\ \overline{CE}x &\geq V_{DD} 0.2 V \text{ means } \overline{CE}ox \geq V_{DD} 0.2 V \text{ or } CE_{1}x \leq 0.2 V \end{split}$$
- 'X' represents "L" for left port or "R" for right port.
- 6. 'X' in part numbers indicate power rating (S or L).

### **AC Test Conditions**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	Figures 1, 2, and 3

7343 tbl 10




Figure 1. AC Output Test load.




Figure 2. Output Test Load (For tcklz, tckHz, tolz, and toHz). \*Including scope and jig.




Figure 3. Typical Output Derating (Lumped Capacitive Load).

AC Electrical Characteristics Over the Operating Temperature Range (Read and Write Cycle Timing) $^{(3,4)}$  (VDD = 3.3V ± 0.3V, TA = 0°C to +70°C)

		70V92 Com'	79/69X6 I Only	Co	79/69X7 m'l Ind	70V9279/69X9 Com'l Only		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
tcyc1	Clock Cycle Time (Flow-Through) <sup>(2)</sup>	19	_	22		25	_	ns
tcyc2	Clock Cycle Time (Pipelined) <sup>(2)</sup>	10	_	12		15	_	ns
tcH1	Clock High Time (Flow-Through) <sup>(2)</sup>	6.5	_	7.5		12	_	ns
tCL1	Clock Low Time (Flow-Through) <sup>(2)</sup>	6.5	_	7.5	_	12	_	ns
tCH2	Clock High Time (Pipelined) <sup>(2)</sup>	4		5		6	_	ns
tCL2	Clock Low Time (Pipelined) <sup>(2)</sup>	4		5	_	6	_	ns
tr	Clock Rise Time	_	3		3	_	3	ns
tF	Clock Fall Time	_	3		3	_	3	ns
tsa	Address Setup Time	3.5		4		4	_	ns
tha	Address Hold Time	0	_	0		1	_	ns
tsc	Chip Enable Setup Time	3.5		4		4	_	ns
thc	Chip Enable Hold Time	0	_	0		1	_	ns
tsw	R/W Setup Time	3.5	_	4		4	_	ns
thw	R/W Hold Time	0	_	0	_	1	_	ns
tsp	Input Data Setup Time	3.5	_	4	_	4	_	ns
thd	Input Data Hold Time	0	_	0	_	1	_	ns
tsad	ADS Setup Time	3.5	_	4	_	4	_	ns
thad	ADS Hold Time	0	_	0	_	1	_	ns
tscn	CNTEN Setup Time	3.5	_	4		4	_	ns
thcn	CNTEN Hold Time	0	_	0		1	_	ns
tsrst	CNTRST Setup Time	3.5	_	4	_	4	_	ns
thrst	CNTRST Hold Time	0		0		1	_	ns
toe	Output Enable to Data Valid	_	6.5		7.5	_	9	ns
tolz	Output Enable to Output Low-Z <sup>(1)</sup>	2		2		2	_	ns
toнz	Output Enable to Output High-Z <sup>(1)</sup>	1	7	1	7	1	7	ns
tcD1	Clock to Data Valid (Flow-Through) <sup>(2)</sup>	_	15		18	_	20	ns
tCD2	Clock to Data Valid (Pipelined) <sup>(2)</sup>	_	6.5		7.5	_	9	ns
toc	Data Output Hold After Clock High	2	_	2	_	2	_	ns
tckhz	Clock High to Output High-Z <sup>(1)</sup>	2	9	2	9	2	9	ns
tcklz	Clock High to Output Low-Z <sup>(1)</sup>	2	_	2	_	2	_	ns
Port-to-Port [	Delay							
tcwdd	Write Port Clock High to Read Data Delay	_	24	_	28	_	35	ns
tccs	Clock-to-Clock Setup Time		9	_	10	_	15	ns

<sup>1.</sup> Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2). This parameter is guaranteed by device characterization, but is not production tested.

<sup>2.</sup> The Pipelined output parameters (tcvc2, tcb2) apply to either or both left and right ports when FT/PIPE = VIH. Flow-through parameters (tcvc1, tcb1) apply when FT/PIPE = VIL for that port.

<sup>3.</sup> All input signals are synchronous with respect to the clock except for the asynchronous Output Enable (OE) and FT/PIPE. FT/PIPE should be treated as a DC signal, i.e. steady state during operation.

<sup>4. &#</sup>x27;X' in part number indicates power rating (S or L).

## AC Electrical Characteristics Over the Operating Temperature Range (Read and Write Cycle Timing) $^{(3,4)}$ (VDD = 3.3V ± 0.3V, TA = 0°C to +70°C)(Cont'd)

		70V927	70V9279/69X12 Com'l Only		70V9279/69X15 Com'l Only	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
tcyc1	Clock Cycle Time (Flow-Through) <sup>(2)</sup>	30	_	35		ns
tcyc2	Clock Cycle Time (Pipelined) <sup>(2)</sup>	20		25		ns
tcH1	Clock High Time (Flow-Through) <sup>(2)</sup>	12	_	12		ns
tCL1	Clock Low Time (Flow-Through) <sup>(2)</sup>	12	_	12		ns
tCH2	Clock High Time (Pipelined) <sup>(2)</sup>	8	_	10		ns
tCL2	Clock Low Time (Pipelined) <sup>(2)</sup>	8	_	10		ns
tr	Clock Rise Time	_	3		3	ns
tr	Clock Fall Time		3		3	ns
tsa	Address Setup Time	4		4		ns
tha	Address Hold Time	1		1		ns
tsc	Chip Enable Setup Time	4	_	4		ns
thc	Chip Enable Hold Time	1		1		ns
tsw	R/W Setup Time	4		4		ns
tHW	R/W Hold Time	1		1		ns
tsd	Input Data Setup Time	4		4		ns
thd	Input Data Hold Time	1	_	1		ns
tsad	ADS Setup Time	4		4		ns
thad	ADS Hold Time	1	_	1		ns
tscn	CNTEN Setup Time	4		4		ns
thcn	CNTEN Hold Time	1		1		ns
tsrst	CNTRST Setup Time	4	_	4	_	ns
thrst	CNTRST Hold Time	1	_	1		ns
toe	Output Enable to Data Valid	_	12		15	ns
tolz	Output Enable to Output Low-Z <sup>(1)</sup>	2	_	2	_	ns
tонz	Output Enable to Output High-Z <sup>(1)</sup>	1	7	1	7	ns
tcD1	Clock to Data Valid (Flow-Through) <sup>(2)</sup>		25	_	30	ns
tCD2	Clock to Data Valid (Pipelined) <sup>(2)</sup>	_	12	_	15	ns
toc	Data Output Hold After Clock High	2	_	2	_	ns
tckhz	Clock High to Output High-Z <sup>(1)</sup>	2	9	2 9 1		ns
tcklz	Clock High to Output Low-Z <sup>(1)</sup>	2	_	2	_	ns
Port-to-Port [	Delay	•	•		•	
tcwdd	Write Port Clock High to Read Data Delay		40		50	ns
tccs	Clock-to-Clock Setup Time		15	_	20	ns

NOTES:

3743 tbl 11b


<sup>1.</sup> Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2). This parameter is guaranteed by device characterization, but is not production tested.

<sup>2.</sup> The Pipelined output parameters (tcvc2, tcb2) apply to either or both left and right ports when FT/PIPE = ViH. Flow-through parameters (tcvc1, tcb1) apply when FT/PIPE = ViL for that port.


<sup>3.</sup> All input signals are synchronous with respect to the clock except for the asynchronous Output Enable (OE) and FT/PIPE. FT/PIPE should be treated as a DC signal, i.e. steady state during operation.

<sup>4. &#</sup>x27;X' in part number indicates power rating (S or L).

## Timing Waveform of Read Cycle for Flow-through Output $(\mathbf{FT}/PIPE"x" = VIL)^{(3,7)}$




## Timing Waveform of Read Cycle for Pipelined Output $(\mathbf{FT}/PIPE"x" = VIH)^{(3,7)}$




- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2.  $\overline{\text{OE}}$  is asynchronously controlled; all other inputs are synchronous to the rising clock edge.
- 3.  $\overline{ADS} = VIL$ ,  $\overline{CNTEN}$  and  $\overline{CNTRST} = VIH$ .
- 4. The output is disabled (High-Impedance state) by  $\overline{\text{CE}}_0 = V_{IH}$  or  $CE_1 = V_{IL}$  following the next rising edge of the clock. Refer to Truth Table 1.
- 5. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 6. If  $\overline{\mathsf{UB}}$  or  $\overline{\mathsf{LB}}$  was HIGH, then the Upper Byte and/or Lower Byte of DATAouT for Qn + 2 would be disabled (High-Impedance state).
- 7. "x" denotes Left or Right port. The diagram is with respect to that port.

## Timing Waveform of a Bank Select Pipelined Read<sup>(1,2)</sup>




## Timing Waveform of a Bank Select Flow-Through Read<sup>(6)</sup>



- 1. B1 Represents Bank #1; B2 Represents Bank #2. Each Bank consists of one IDT70V9279/69 for this waveform, and are setup for depth expansion in this example. ADDRESS(B1) = ADDRESS(B2) in this situation.
- 2.  $\overline{UB}$ ,  $\overline{LB}$ ,  $\overline{OE}$ , and  $\overline{ADS}$  = VIL; CE1(B1), CE1(B2), R/ $\overline{W}$ ,  $\overline{CNTEN}$ , and  $\overline{CNTRST}$  = VIH.
- 3. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 4.  $\overline{CE}_0$ ,  $\overline{UB}$ ,  $\overline{LB}$ , and  $\overline{ADS}$  = VIL; CE1,  $\overline{CNTEN}$ , and  $\overline{CNTRST}$  = VIH.
- 5.  $\overline{OE}$  = V<sub>IL</sub> for the Right Port, which is being read from.  $\overline{OE}$  = V<sub>IH</sub> for the Left Port, which is being written to.
- 6. If tccs ≤ maximum specified, then data from right port READ is not valid until the maximum specified for tcwpb.

  If tccs > maximum specified, then data from right port READ is not valid until tccs + tcp1. tcwpb does not apply in this case.


## Timing Waveform with Port-to-Port Flow-Through Read (1,2,3,5)



#### NOTES


- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2. CEo, UB, LB, and ADS = VIL; CE1, CNTEN, and CNTRST = VIH.
- 3.  $\overline{OE}$  = VIL for the Right Port, which is being read from.  $\overline{OE}$  = VIH for the Left Port, which is being written to.
- 4. If tccs ≤ maximum specified, then data from right port READ is not valid until the maximum specified for tcwpb.
  If tccs > maximum specified, then data from right port READ is not valid until tccs + tcp1. tcwpb does not apply in this case.
- 5. All timing is the same for both left and right ports. Port "A" may be either left or right port. Port "B" is the opposite of Port "A".

## Timing Waveform of Left Port Write to Pipelined Right Port Read (1,2,4)




- 1.  $\overline{CE_0}$ ,  $\overline{BE_n}$ , and  $\overline{ADS} = VIL$ ;  $CE_1$ ,  $\overline{CNTEN}$ , and  $\overline{REPEAT} = VIH$ .
- 2.  $\overline{OE} = V_{IL}$  for Port "B", which is being read from.  $\overline{OE} = V_{IH}$  for Port "A", which is being written to.
- 3. If tco ≤ minimum specified, then data from Port "B" read is not valid until following Port "B" clock cycle (ie, time from write to valid read on opposite port will be tco + 2 tcyc2 + tco2). If tco > minimum, then data from Port "B" read is available on first Port "B" clock cycle (ie, time from write to valid read on opposite port will be tco + tcyc2 + tco2).
- 4. All timing is the same for Left and Right ports. Port "A" may be either Left or Right port. Port "B" is the opposite of Port "A"

## Timing Waveform of Pipelined Read-to-Write-to-Read (**OE** = VIL)(3)




## Timing Waveform of Pipelined Read-to-Write-to-Read (**OE** Controlled)(3)




- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- 3.  $\overline{CE}_0$ ,  $\overline{UB}$ ,  $\overline{LB}$ , and  $\overline{ADS}$  = VIL;  $\overline{CE}_1$ ,  $\overline{CNTEN}$ , and  $\overline{CNTRST}$  = VIH.
- Addresses do not have to be accessed sequentially since ADS = Vil constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.

## Timing Waveform of Flow-Through Read-to-Write-to-Read (**OE** = VIL)(3)




## Timing Waveform of Flow-Through Read-to-Write-to-Read (**OE** Controlled)<sup>(3)</sup>




- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- 3.  $\overline{CE}_0$ ,  $\overline{UB}$ ,  $\overline{LB}$ , and  $\overline{ADS}$  = VIL;  $\overline{CE}_1$ ,  $\overline{CNTEN}$ , and  $\overline{CNTRST}$  = VIH.
- 4. Addresses do not have to be accessed sequentially since  $\overline{ADS} = V_{IL}$  constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.

## Timing Waveform of Pipelined Read with Address Counter Advance<sup>(1)</sup>




## Timing Waveform of Flow-Through Read with Address Counter Advance<sup>(1)</sup>




- 1.  $\overline{CE}_0$ ,  $\overline{OE}$ ,  $\overline{UB}$ , and  $\overline{LB}$  = VIL; CE1, R/ $\overline{W}$ , and  $\overline{CNTRST}$  = VIH.
- 2. If there is no address change via  $\overline{ADS} = V_{IL}$  (loading a new address) or  $\overline{CNTEN} = V_{IL}$  (advancing the address), i.e.  $\overline{ADS} = V_{IH}$  and  $\overline{CNTEN} = V_{IH}$ , then the data output remains constant for subsequent clocks.

# Timing Waveform of Write with Address Counter Advance (Flow-Through or Pipelined Outputs)<sup>(1)</sup>



## Timing Waveform of Counter Reset (Pipelined Outputs)(2)



- 1.  $\overline{CE_0}$ ,  $\overline{UB}$ ,  $\overline{LB}$ , and  $R/\overline{W} = V_{IL}$ ;  $CE_1$  and  $\overline{CNTRST} = V_{IH}$ .
- 2.  $\overline{CE}_0$ ,  $\overline{UB}$ ,  $\overline{LB}$  = VIL; CE1 = VIH.
- 3. The "Internal Address" is equal to the "External Address" when ADS = V<sub>IL</sub> and equals the counter output when ADS = V<sub>IL</sub>
- 4. Addresses do not have to be accessed sequentially since  $\overline{ADS} = V_{IL}$  constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- 6. No dead cycle exists during counter reset. A READ or WRITE cycle may be coincidental with the counter reset cycle. ADDRo will be accessed. Extra cycles are shown here simply for clarification.
- 7. CNTEN = VIL advances Internal Address from 'An' to 'An +1'. The transition shown indicates the time required for the counter to advance.
   The 'An +1'Address is written to during this cycle.

### **Functional Description**

The IDT70V9279/69 provides a true synchronous Dual-Port Static RAM interface. Registered inputs provide minimal set-up and hold times on address, data, and all critical control inputs. All internal registers are clocked on the rising edge of the clock signal, however, the self-timed internal write pulse is independent of the LOW to HIGH transition of the clock signal.


An asynchronous output enable is provided to ease asynchronous bus interfacing. Counter enable inputs are also provided to staff the operation of the address counters for fast interleaved memory applications.

AHIGH on  $\overline{\text{CE}}$ 0 or a LOW on CE1 for one clock cycle will power down the internal circuitry to reduce static power consumption. Multiple chip enables allow easier banking of multiple IDT70V9279/69's for depth expansion configurations. When the Pipelined output mode is enabled, two cycles are required with  $\overline{\text{CE}}_0$  LOW and CE1 HIGH to re-activate the outputs.

### Depth and Width Expansion

The IDT70V9279/69 features dual chip enables (refer to Truth Table I) in order to facilitate rapid and simple depth expansion with no requirements for external logic. Figure 4 illustrates how to control the various chip enables in order to expand two devices in depth.


The IDT70V9279/69 can also be used in applications requiring expanded width, as indicated in Figure 4. Since the banks are allocated at the discretion of the user, the external controller can be set up to drive the input signals for the various devices as required to allow for 32-bit or wider applications.



#### NOTE:

1. A<sub>15</sub> is for IDT70V9279. A<sub>14</sub> is for IDT70V9269.

## **Ordering Information**



#### NOTE:

- 1. Contact your local sales office for industrial temp. range for other speeds, packages and powers.
- Green parts available. For specific speeds, packages and powers contact your local sales office. LEAD FINISH (SnPb) parts are in EOL process. Product Discontinuation Notice - PDN# SP-17-02

## Ordering Information for Flow-through Devices

Old Flow-through Part	New Combined Part		
70V927S/L25	70V9279S/L12		
70V927S/L30	70V9279S/L15		

3743 tbl 12

### IDT Clock Solution for IDT70V9279/69 Dual-Port

IBT Glock Solution IBT 70 V 72 T 710 7 Budit of t								
IDT Dual-Port Part Number	Dual-Port I/O Specitications		Clock Specifications				IDT	IDT
	Voltage	I/O	Input Capacitance	Input Duty Cycle Requirement	Maximum Frequency	Jitter Tolerance	PLL Clock Device	Non-PLL Clock Device
70V9279/69	3.3	LVTTL	9pF	40%	100	150ps	2305 2308 2309	49FCT3805 49FCT3805D/E 74FCT3807 74FCT3807D/E

3743 tbl 13

## Datasheet Document History

		3
01/12/99:		Initiated datasheet document history
		Converted to newformat
		Cosmetic and typographical corrections
		Added additional notes to pin configurations
	Page 14	Added Depth & Width Expansion section
06/15/99:	Page 4	Deleted note 6 for Table II
09/29/99:	Page 7	Corrected typo in heading
11/10/99:	3	Replaced IDT logo
03/31/00:		Combined Pipelined 70V9279/69 family and Flow-through 70V927 family offerings into one data sheet
		Changed ±200mV in waveform notes to 0mV
		Added corresponding part chart with ordering information
01/017/01:	Page 4	Changed information in Truth Table II
01/01//01/	. ago .	Increased storage temperature parameters
		Clarified TA parameter
	Page 5	DC Electrical parameters—changed wording from "open" to "disabled"
	9	Removed Preliminary status
02/25/04:		Consolidated multiple devices into one datasheet
		Changed naming conventions from Vcc to VDD and from GND to Vss
	Page 2	Added date revision for pin configuration
	Page 3	Added footnotes for $\overline{UB}$ , $\overline{LB}$ , $\overline{CE0}$ and CE1 buffer conditions when $\overline{FT}$ or PIPE
	Page 4	Added junction temperature to Absolute Maximum Ratings Table
	. ago .	Added Ambient Temperature footnote
	Page 5	Added I-temp numbers for 9ns speed to DC Electrical Characteristics Table
	. ago o	Added 6ns speed DC power numbers to the DC Electrical Characteristics Table
	Page 7	Added I-temp for 9ns speed to AC Electrical Characteristics Table
	. ago ,	Added 6ns speed AC timing numbers to the AC Electrical Characteristics Table
	Page 18	Added 6ns speed grade and 9ns I-temp to ordering information
	r ago ro	Added IDT Clock Solution Table
	Page 1 & 19	Updated IDT logo, replaced IDT™ logo with IDT® logo
05/04/04:	Page 1 & 18	Added 7ns speed grade to ordering information
00/01/01.	Page 5	Added 7ns speed DC power numbers to the DC Electrical Characteristics Table
	Page 8	Added 7ns speed AC timing numbers to the AC Electrical Characteristics Table
10/11/04:	Page 4	Updated Capacitance table
10/11/01.	Page 5	Added 7ns I-temp and removed 9ns I-temp DC power numbers from the DC Electrical Characteristics table
	Page 8	Added 7ns I-temp and removed 9ns I-temp from the AC Electrical Characteristics table
	Page 12	Added Timing Waveform of Left Port Write to Pipelined Right Port Read
	Page 18	Added 7ns I-temp and removed 9ns I-temp from ordering information
01/19/06:	Page 1	Added green availability to features
01/17/00.	Page 18	Added green indicator to ordering information
10/23/08:	Page 18	Removed "IDT" from orderable part number
06/25/18:	. ago io	Added Tape & Reel to Ordering Information
00/23/10.		Product Discontinuation Notice - PDN# SP-17-02
		Last time buy expires June 15, 2018
		Last time buy expires Julie 13, 2010



for SALES:

800-345-7015 or 408-284-8200

fax: 408-284-2775 www.idt.com

for Tech Support: 408-284-2794 DualPortHelp@idt.com