



Integrated Device Technology, Inc.

FAST CMOS 20-BIT TRANSPARENT LATCHES

IDT54/74FCT16841AT/BT/CT/ET
IDT54/74FCT162841AT/BT/CT/ET

FEATURES:

- **Common features:**

- 0.5 MICRON CMOS Technology
- **High-speed, low-power CMOS replacement for ABT functions**
- **Typical t_{sk(o)} (Output Skew) < 250ps**
- **Low input and output leakage $\leq 1\mu A$ (max.)**
- ESD > 2000V per MIL-STD-883, Method 3015;
> 200V using machine model (C = 200pF, R = 0)
- Packages include 25 mil pitch SSOP, 19.6 mil pitch TSSOP, 15.7 mil pitch TJSOP and 25 mil pitch Cerpak
- Extended commercial range of -40°C to +85°C
- V_{CC} = 5V ±10%

- **Features for FCT16841AT/BT/CT/ET:**

- High drive outputs (-32mA I_{OH}, 64mA I_{OL})
- Power off disable outputs permit "live insertion"
- Typical VOLP (Output Ground Bounce) < 1.0V at V_{CC} = 5V, TA = 25°C

- **Features for FCT162841AT/BT/CT/ET:**

- Balanced Output Drivers: ±24mA (commercial),
±16mA (military)
- Reduced system switching noise
- Typical VOLP (Output Ground Bounce) < 0.6V at V_{CC} = 5V, TA = 25°C


DESCRIPTION:

The FCT16841AT/BT/CT/ET and FCT162841AT/BT/CT/ET 20-bit transparent D-type latches are built using advanced dual metal CMOS technology. These high-speed, low-power latches are ideal for temporary storage of data. They can be used for implementing memory address latches, I/O ports, and bus drivers. The Output Enable and Latch Enable controls are organized to operate each device as two 10-bit latches or one 20-bit latch. Flow-through organization of signal pins simplifies layout. All inputs are designed with hysteresis for improved noise margin.


The FCT16841AT/BT/CT/ET are ideally suited for driving high-capacitance loads and low-impedance backplanes. The output buffers are designed with power off disable capability to allow "live insertion" of boards when used as backplane drivers.

The FCT162841AT/BT/CT/ET have balanced output drive with current limiting resistors. This offers low ground bounce, minimal undershoot, and controlled output fall times—reducing the need for external series terminating resistors. The FCT162841AT/BT/CT/ET are plug-in replacements for the FCT16841AT/BT/CT/ET and ABT16841 for on-board interface applications.

FUNCTIONAL BLOCK DIAGRAM



2556 drw 01




2556 drw 02

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES


JULY 1996

PIN CONFIGURATIONS



SSOP/
TSSOP/TVSOP
TOP VIEW

2556 drw 03



CERPACK
TOP VIEW

2556 drw 04

PIN DESCRIPTION

Pin Names	Description
xDx	Data Inputs
xLE	Latch Enable Input (Active HIGH)
x \overline{OE}	Output Enable Input (Active LOW)
xQx	3-State Outputs

2556 tbl 01

FUNCTION TABLE⁽¹⁾

Inputs			Outputs
xDx	xLE	x \overline{OE}	xQx
H	H	L	H
L	H	L	L
X	L	L	Q ⁽²⁾
X	X	H	Z

NOTES:

1. H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care
Z = High Impedance
2. Output level before xLE HIGH-to-LOW Transition.

2556 tbl 02

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Description	Max.	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
VTERM ⁽³⁾	Terminal Voltage with Respect to GND	-0.5 to Vcc +0.5	V
TSTG	Storage Temperature	-65 to +150	°C
IOUT	DC Output Current	-60 to +120	mA

2556 Ink 03

NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. All device terminals except FCT162XXXT Output and I/O terminals.
3. Output and I/O terminals for FCT162XXXT.

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Typ.	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	3.5	6.0	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	3.5	8.0	pF

2556 Ink 04

1. This parameter is measured at characterization but not tested.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Commercial: TA = -40°C to +85°C, VCC = 5.0V ± 10%; Military: TA = -55°C to +125°C, VCC = 5.0V ± 10%

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
VIH	Input HIGH Level	Guaranteed Logic HIGH Level		2.0	—	—	V
VIL	Input LOW Level	Guaranteed Logic LOW Level		—	—	0.8	V
I _H	Input HIGH Current (Input pins) ⁽⁵⁾	VCC = Max.	VI = VCC	—	—	±1	μA
	Input HIGH Current (I/O pins) ⁽⁵⁾			—	—	±1	
I _L	Input LOW Current (Input pins) ⁽⁵⁾		VI = GND	—	—	±1	
	Input LOW Current (I/O pins) ⁽⁵⁾			—	—	±1	
I _{OZH}	High Impedance Output Current (3-State Output pins) ⁽⁵⁾	VCC = Max.	VO = 2.7V	—	—	±1	μA
I _{OZL}			VO = 0.5V	—	—	±1	
V _{IK}	Clamp Diode Voltage	VCC = Min., I _{IN} = -18mA		—	-0.7	-1.2	V
I _{OS}	Short Circuit Current	VCC = Max., VO = GND ⁽³⁾		-80	-140	-225	mA
V _H	Input Hysteresis	—		—	100	—	mV
I _{CCL} I _{CCH} I _{CCZ}	Quiescent Power Supply Current	VCC = Max., VIN = GND or VCC		—	5	500	μA

2556 Ink 05

OUTPUT DRIVE CHARACTERISTICS FOR FCT16841T

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
Io	Output Drive Current	VCC = Max., VO = 2.5V ⁽³⁾		-50	—	-180	mA
V _{OH}	Output HIGH Voltage	VCC = Min. VIN = VIH or VIL	IOH = -3mA	2.5	3.5	—	V
			IOH = -12mA MIL. IOH = -15mA COM'L.	2.4	3.5	—	V
			IOH = -24mA MIL. IOH = -32mA COM'L. ⁽⁴⁾	2.0	3.0	—	V
			IOL = 48mA MIL. IOL = 64mA COM'L.	—	0.2	0.55	V
I _{OFF}	Input/Output Power Off Leakage ⁽⁵⁾	VCC = 0V, VIN or VO ≤ 4.5V		—	—	±1	μA

2556 Ink 06

OUTPUT DRIVE CHARACTERISTICS FOR FCT162841T

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
I _{ODL}	Output LOW Current	VCC = 5V, VIN = VIH or VIL, VOUT = 1.5V ⁽³⁾		60	115	200	mA
I _{ODH}	Output HIGH Current	VCC = 5V, VIN = VIH or VIL, VOUT = 1.5V ⁽³⁾		-60	-115	-200	mA
V _{OH}	Output HIGH Voltage	VCC = Min. VIN = VIH or VIL	IOH = -16mA MIL. IOH = -24mA COM'L.	2.4	3.3	—	V
V _{OL}	Output LOW Voltage	VCC = Min. VIN = VIH or VIL	IOL = 16mA MIL. IOL = 24mA COM'L.	—	0.3	0.55	V

2556 Ink 07

NOTES:

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at VCC = 5.0V, +25°C ambient.
- Not more than one output should be tested at one time. Duration of the test should not exceed one second.
- Duration of the condition can not exceed one second.
- The test limit for this parameter is ± 5μA at TA = -55°C.

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
ΔI_{CC}	Quiescent Power Supply Current TTL Inputs HIGH	V _{CC} = Max. V _{IN} = 3.4V ⁽³⁾		—	0.5	1.5	mA
I _{CCD}	Dynamic Power Supply Current ⁽⁴⁾	V _{CC} = Max. Outputs Open x _{OE} = GND One Input Toggling 50% Duty Cycle		—	60	100	μ A/ MHz
I _C	Total Power Supply Current ⁽⁶⁾	V _{CC} = Max. Outputs Open f _i = 10MHz 50% Duty Cycle x _{OE} = GND x _{LE} = V _{CC} One Bit Toggling	V _{IN} = V _{CC} V _{IN} = GND	—	0.6	1.5	mA
			V _{IN} = 3.4V V _{IN} = GND	—	0.9	2.3	
		V _{CC} = Max. Outputs Open f _i = 2.5MHz 50% Duty Cycle x _{OE} = GND x _{LE} = V _{CC} Twenty Bits Toggling	V _{IN} = V _{CC} V _{IN} = GND	—	3.0	5.5 ⁽⁵⁾	
			V _{IN} = 3.4V V _{IN} = GND	—	8.0	20.5 ⁽⁵⁾	

NOTES:

2556 tbl 08

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at V_{CC} = 5.0V, +25°C ambient.
- Per TTL driven input (V_{IN} = 3.4V). All other inputs at V_{CC} or GND.
- This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested.
- I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}
 $I_C = I_{CC} + \Delta I_{CC} D_{HNT} + I_{CCD} (f_{CP} N_{CP}/2 + f_i N_i)$

I_{CC} = Quiescent Current (I_{CC1}, I_{CCH} and I_{CCZ}) ΔI_{CC} = Power Supply Current for a TTL High Input (V_{IN} = 3.4V)D_H = Duty Cycle for TTL Inputs HighN_T = Number of TTL Inputs at D_HI_{CCD} = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)f_{CP} = Clock Frequency for Register Devices (Zero for Non-Register Devices)N_{CP} = Number of Clock Inputs at f_{CP}f_i = Input FrequencyN_i = Number of Inputs at f_i

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

Symbol	Parameter	Condition ⁽¹⁾	FCT16841AT/162841AT				FCT16841BT/162841BT				Unit	
			Com'l.		Mil.		Com'l.		Mil.			
			Min. ⁽²⁾	Max.								
tPLH tPHL	Propagation Delay xDx to xQx (LE = HIGH)	CL = 50pF RL = 500Ω	1.5	9.0	1.5	10.0	1.5	6.5	1.5	7.5	ns	
		CL = 300pF ⁽⁵⁾ RL = 500Ω	1.5	13.0	1.5	15.0	1.5	13.0	1.5	15.0		
tPLH tPHL	Propagation Delay xLE to xQx	CL = 50pF RL = 500Ω	1.5	12.0	1.5	13.0	1.5	8.0	1.5	10.5	ns	
		CL = 300pF ⁽⁵⁾ RL = 500Ω	1.5	16.0	1.5	20.0	1.5	15.5	1.5	18.0		
tPZH tPZL	Output Enable Time xOE to xQx	CL = 50pF RL = 500Ω	1.5	11.5	1.5	13.0	1.5	8.0	1.5	8.5	ns	
		CL = 300pF ⁽⁵⁾ RL = 500Ω	1.5	23.0	1.5	25.0	1.5	14.0	1.5	15.0		
tPHZ tPLZ	Output Disable Time xOE to xQx	CL = 5pF ⁽⁵⁾ RL = 500Ω	1.5	7.0	1.5	9.0	1.5	6.0	1.5	6.5	ns	
		CL = 50pF RL = 500Ω	1.5	8.0	1.5	10.0	1.5	7.0	1.5	7.5		
tsu	Set-Up Time HIGH or LOW, xDx to xLE	CL = 50pF RL = 500Ω	2.5	—	2.5	—	2.5	—	2.5	—	ns	
tH	Hold Time HIGH or LOW, xDx to xLE		2.5	—	3.0	—	2.5	—	2.5	—	ns	
tw	xLE Pulse Width HIGH		4.0 ⁽⁴⁾	—	5.0	—	4.0 ⁽⁴⁾	—	4.0 ⁽⁴⁾	—	ns	
tsk(o)	Output skew ⁽³⁾		—	0.5	—	0.5	—	0.5	—	0.5	ns	

NOTES:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.
4. This limit is guaranteed but not tested.
5. This condition is guaranteed but not tested.

2556 tbl 09

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

Symbol	Parameter	Condition ⁽¹⁾	FCT16841CT/162841CT				FCT16841ET/162841ET				Unit	
			Com'l.		Mil.		Com'l.		Mil.			
			Min. ⁽²⁾	Max.								
tPLH tPHL	Propagation Delay xDx to xQx (LE = HIGH)	CL = 50pF RL = 500Ω	1.5	5.5	1.5	6.3	1.5	3.4	—	—	ns	
		CL = 300pF ⁽⁵⁾ RL = 500Ω	1.5	13.0	1.5	15.0	1.5	7.5	—	—		
tPLH tPHL	Propagation Delay xLE to xQx	CL = 50pF RL = 500Ω	1.5	6.4	1.5	6.8	1.5	3.7	—	—	ns	
		CL = 300pF ⁽⁵⁾ RL = 500Ω	1.5	15.0	1.5	16.0	1.5	7.5	—	—		
tPZH tPZL	Output Enable Time xOE to xQx	CL = 50pF RL = 500Ω	1.5	6.5	1.5	7.3	1.5	4.4	—	—	ns	
		CL = 300pF ⁽⁵⁾ RL = 500Ω	1.5	12.0	1.5	13.0	1.5	9.0	—	—		
tPHZ tPLZ	Output Disable Time xOE to xQx	CL = 5pF ⁽⁵⁾ RL = 500Ω	1.5	5.7	1.5	6.0	1.5	3.6	—	—	ns	
		CL = 50pF RL = 500Ω	1.5	6.0	1.5	6.3	1.5	3.6	—	—		
tsu	Set-Up Time HIGH or LOW, xDx to xLE	CL = 50pF RL = 500Ω	2.5	—	2.5	—	1.0	—	—	—	ns	
t _H	Hold Time HIGH or LOW, xDx to xLE		2.5	—	2.5	—	1.0	—	—	—	ns	
tw	xLE Pulse Width HIGH		4.0 ⁽⁴⁾	—	4.0 ⁽⁴⁾	—	3.0 ⁽⁴⁾	—	—	—	ns	
tsk(o)	Output skew ⁽³⁾		—	0.5	—	0.5	—	0.5	—	—	ns	


NOTES:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.
4. This limit is guaranteed but not tested.
5. This condition is guaranteed but not tested.

2556 tbl 10

TEST CIRCUITS AND WAVEFORMS

TEST CIRCUITS FOR ALL OUTPUTS



2556 drw 05

SWITCH POSITION


Test	Switch
Open Drain Disable Low Enable Low	Closed
All Other Tests	Open

2556 Ink 11

CL = Load capacitance: includes jig and probe capacitance.


RT = Termination resistance: should be equal to Zout of the Pulse Generator.

SET-UP, HOLD AND RELEASE TIMES




2556 drw 06

PULSE WIDTH




2556 drw 07

PROPAGATION DELAY



2556 drw 08

ENABLE AND DISABLE TIMES



2556 drw 09

NOTES:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH
2. Pulse Generator for All Pulses: Rate \leq 1.0MHz; $t_f \leq 2.5\text{ns}$; $t_r \leq 2.5\text{ns}$

ORDERING INFORMATION

IDT	XX	FCT	XXXX	X	X		
Temp. Range		Device Type		Package	Process		
				Blank	B	Commercial	MIL-STD-883, Class B
				PV		Shrink Small Outline Package (SO56-1)	
				PA		Thin Shrink Small Outline Package (SO56-2)	
				PF		Thin Very Small Outline Package (SO56-3)	
				E		CERPACK (E56-1)	
				16841AT		Non-Inverting 20-Bit Transparent Latch	
				16841BT			
				16841CT			
				16841ET			
				162841AT			
				162841BT			
				162841CT			
				162841ET			
					54	-55°C to +125°C	
					74	-40°C to +85°C	

2556 drw 10