



Integrated Device Technology, Inc.

HIGH-SPEED CMOS 8-INPUT UNIVERSAL SHIFT REGISTER

IDT54/74AHCT299


FEATURES:

- Equivalent to ALS speeds and output drive over full temperature and voltage supply extremes
- 9ns typical clock to output
- $I_{OL} = 14\text{mA}$ over full military temperature range
- CMOS power levels ($5\mu\text{W}$ typ. static)
- Both CMOS and TTL output compatible
- Substantially lower input current levels than ALS ($5\mu\text{A}$ max.)
- 8-input universal shift register
- 100% product assurance screening to MIL-STD-883, Class B is available
- JEDEC standard pinout for DIP and LCC

DESCRIPTION:


The IDT54/74AHCT299 is an 8-bit universal shift register built using advanced CEMOS™, a dual metal CMOS technology. The IDT54/74AHCT299 is an 8-bit universal shift/storage register with 3-state outputs. Four modes of operation are possible: hold (store), shift left, shift right and load data. The parallel load inputs and flip-flop outputs are multiplexed to reduce the total number of package pins. Additional outputs are provided for flip-flops Q_0 - Q_7 to allow easy serial cascading. A separate active LOW Master Reset is used to reset the register.

PIN CONFIGURATIONS



SSDFCT299-001


DIP
TOP VIEW



SSDFCT299-002

LCC
TOP VIEW

FUNCTIONAL BLOCK DIAGRAM



SSDFCT299-003

CEMOS is a trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

JULY 1986

ABSOLUTE MAXIMUM RATING⁽¹⁾

SYMBOL	RATING	COMMERCIAL	MILITARY	UNIT
V _{TERM}	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
T _A	Operation Temperature	0 to +70	-55 to +125	°C
T _{BIAS}	Temperature Under Bias	-55 to +125	-65 to +135	°C
T _{STG}	Storage Temperature	-55 to +125	-65 to +155	°C
I _{OUT}	DC Output Current	120	120	mA

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

T _A = 0°C to +70°C	V _{CC} = 5.0V ± 5%	Min. = 4.75V	Max. = 5.25V (Commercial)
T _A = -55°C to +125°C	V _{CC} = 5.0V ± 10%	Min. = 4.50V	Max. = 5.50V (Military)
V _{LC} = 0.2V			
V _{HC} = V _{CC} - 0.2V			

SYMBOL	PARAMETER	TEST CONDITIONS ⁽¹⁾	MIN.	TYP. ⁽²⁾	MAX.	UNIT
V _{IH}	Input HIGH Level	Guaranteed Logic High Level	2.0	—	—	V
V _{IL}	Input LOW Level	Guaranteed Logic Low Level	—	—	0.8	V
I _{IH}	Input HIGH Current	V _{CC} = Max., V _{IN} = V _{CC}	—	—	5	μA
I _{IL}	Input LOW Current	V _{CC} = Max., V _{IN} = GND	—	—	-5	μA
I _{SC}	Short Circuit Current	V _{CC} = Max. ⁽³⁾	-60	-100	—	mA
V _{OH}	Output HIGH Voltage	V _{CC} = 3V, V _{IN} = V _{LC} or V _{HC} , I _{OH} = -32μA	V _{HC}	V _{CC}	—	V
		V _{CC} = Min. V _{IN} = V _{IH} or V _{IL}	I _{OH} = -200μA	V _{HC}	V _{CC}	
			I _{OH} = -1.0mA MIL.	2.4	4.3	
			I _{OH} = -2.6mA COM'L.	2.4	4.3	
V _{OL}	Output LOW Voltage	V _{CC} = 3V, V _{IN} = V _{LC} or V _{HC} , I _{OL} = 300μA	—	GND	V _{LC}	V
		V _{CC} = Min. V _{IN} = V _{IH} or V _{IL}	I _{OL} = 300μA	—	GND	
			I _{OL} = 14mA MIL.	—	—	
			I _{OL} = 24mA COM'L.	—	—	
I _{OZ}	Off State (High Impedance) Output Current	V _{CC} = Max.	V _O = 0.4V	—	—	μA
			V _O = 2.4V	—	—	

NOTES:

- For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at V_{CC} = 5.0V, +25°C ambient and maximum loading.
- Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

POWER SUPPLY CHARACTERISTICS

$V_{LC} = 0.2V$; $V_{HC} = V_{CC} - 0.2V$

SYMBOL	PARAMETER	TEST CONDITIONS ⁽¹⁾	MIN.	TYP. ⁽²⁾	MAX.	UNIT
I_{CCQ}	Quiescent Power Supply Current	$V_{CC} = \text{Max.}$ $V_{IN} \geq V_{HC}$; $V_{IN} \leq V_{LC}$ $f_{CP} = f_i = 0$	—	0.001	1.5	mA
I_{CCT}	Power Supply Current Per TTL Input HIGH	$V_{CC} = \text{Max.}$ $V_{IN} = 3.4V$ ⁽³⁾	—	0.5	1.6	mA
I_{CCD}	Dynamic Power Supply Current	$V_{CC} = \text{Max.}$ Outputs Open $OE_1 = OE_2 = \text{GND}$ $MR = V_{CC}$ $S_0 = S_1 = V_{CC}$ $DS_0 = DS_1 = \text{GND}$ One Bit Toggling 50% Duty Cycle	$V_{IN} \geq V_{HC}$ $V_{IN} \leq V_{LC}$	—	0.15	0.25 mA/ MHz
I_{CC}	Total Power Supply Current ⁽⁴⁾	$V_{CC} = \text{Max.}$ Outputs Open $f_{CP} = 1.0\text{MHz}$ 50% Duty Cycle $OE_1 = OE_2 = \text{GND}$ $MR = V_{CC}$ $S_0 = S_1 = V_{CC}$ $DS_0 = DS_7 = \text{GND}$ One Bit Toggling at $f_i = 500\text{kHz}$ 50% Duty Cycle	$V_{IN} \geq V_{HC}$ $V_{IN} \leq V_{LC}$ (AHCT)	—	0.15	1.8
			$V_{IN} = 3.4V$ or $V_{IN} = \text{GND}$	—	0.65	3.4
		$V_{CC} = \text{Max.}$ Outputs Open $f_{CP} = 1.0\text{MHz}$ 50% Duty Cycle $OE_1 = OE_2 = \text{GND}$ $MR = V_{CC}$ $S_0 = S_1 = V_{CC}$ $DS_0 = DS_1 = \text{GND}$ Eight Bits Toggling at $f_i = 250\text{kHz}$ 50% Duty Cycle	$V_{IN} \geq V_{HC}$ $V_{IN} \leq V_{LC}$ (AHCT)	—	0.63	2.2
			$V_{IN} = 3.4V$ $V_{IN} = \text{GND}$	—	2.88	9.4

NOTES:

- For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at $V_{CC} = 5.0V$, $+25^\circ\text{C}$ ambient and maximum loading.
- Per TTL driven input ($V_{IN} = 3.4V$); all other inputs at V_{CC} or GND.
- $I_{CC} = I_{\text{QUIESCENT}} + I_{\text{INPUTS}} + I_{\text{DYNAMIC}}$
 $I_{CC} = I_{CCQ} + I_{CCT}D_HN_T + I_{CCD}(f_{CP}/2 + f_iN_i)$
 I_{CCQ} = Quiescent Current
 I_{CCT} = Power Supply Current for a TTL High Input ($V_{IN} = 3.4V$)
 D_H = Duty Cycle for TTL Inputs High
 N_T = Number of TTL Inputs at D_H
 I_{CCD} = Dynamic Current caused by an Input Transition pair (HLH or LHL)
 f_{CP} = Clock Frequency for Register Devices (Zero for Non-Register Devices)
 f_i = Input Frequency
 N_i = Number of Inputs at f_i

All currents are in milliamps and all frequencies are in megahertz.

DEFINITION OF FUNCTIONAL TERMS

PIN NAMES	DESCRIPTION
CP	Clock Pulse Input (Active Rising Edge)
DS ₀	Serial Data Input for Right Shift
DS ₇	Serial Data Input for Left Shift
S ₀ , S ₁	Mode Select Inputs
MR	Asynchronous Master Reset Input (Active LOW)
OE ₁ , OE ₂	3-State Output Enable Inputs (Active LOW)
I/O ₀ -I/O ₇	Parallel Data Inputs or 3-State Parallel Outputs
Q ₀ , Q ₇	Serial Outputs

TRUTH TABLE

INPUTS				RESPONSE
MR	S ₁	S ₀	CP	
L	X	X	X	Asynchronous Reset; Q ₀ -Q ₇ = LOW
H	H	H	J	Parallel Load; I/O _N → Q _N
H	L	H	J	Shift Right; DS ₀ → Q ₀ , Q ₀ → Q ₁ , etc.
H	H	L	J	Shift Left; DS ₇ → Q ₇ , Q ₇ → Q ₆ , etc.
H	L	L	X	Hold

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

SYMBOL	PARAMETER	CONDITION	TYPICAL	COMMERCIAL		MILITARY		UNITS
				MIN	MAX	MIN	MAX	
t _{PLH} t _{PHL}	Propagation Delay CP to Q ₀ or Q ₇	C _L = 50 pf R _L = 500 Ω	9.0	3.5	13.0	—	17.0	ns
t _{PLH} t _{PHL}	Propagation Delay CP to I/O _N		8.0	4.0	15.0	—	15.0	ns
t _{PHL}	Propagation Delay MR to Q ₀ or Q ₇		9.0	4.5	13.0	—	15.0	ns
t _{PHL}	Propagation Delay MR to I/O _N		9.0	6.5	15.0	—	15.0	ns
t _{ZH} t _{ZL}	Output Enable Time OE to I/O _N		10.0	3.5	14.0	—	18.0	ns
t _{HZ} t _{LZ}	Output Disable Time OE to I/O _N		7.5	2.0	10.0	—	12.0	ns
t _S	Setup Time HIGH or LOW S ₀ or S ₁ to CP		4.0	8.5	—	8.5	—	ns
t _H	Hold Time HIGH or LOW S ₀ or S ₁ to CP		1.0	1.0	—	1.0	—	ns
t _S	Setup Time HIGH or LOW I/O _N , DS ₀ or DS ₇ to CP		1.5	5.5	—	5.5	—	ns
t _H	Hold Time HIGH or LOW I/O _N , DS ₀ or DS ₇ to CP		0	3.0	—	4.0	—	ns
t _W	CP Pulse Width HIGH or LOW		8.0	8.0	—	8.0	—	ns
t _W	MR Pulse Width Low		8.0	8.0	—	8.0	—	ns
t _{REC}	Recovery Time MR to CP		8.0	8.0	—	8.0	—	ns