

HIGH-SPEED CMOS OCTAL D FLIP-FLOP WITH CLEAR

IDT54/74AHCT273

FEATURES:

- Equivalent to ALS speeds and output drive over full temperature and voltage supply extremes
- . 10ns typical clock to output
- I_{OL} = 14mA over full military temperature range
- CMOS power levels (5μW typ. static)
- Both CMOS and TTL output compatible
- Substantially lower input current levels than ALS (5μA max.)
- Octal D flip-flop with clear
- 100% product assurance screening to MIL-STD-883, Class B is available
- · JEDEC standard pinout for DIP and LCC

DESCRIPTION:

The IDT54/74AHCT273 are octal D flip-flops built using advanced CEMOS™, a dual metal CMOS technology. The IDT54/74AHCT273 has eight edge-triggered D-type flip-flops with individual D inputs and O outputs. The common buffered Clock (CP) and Master Reset (MR) inputs load and reset (clear) all flip-flops simultaneously.


The register is fully edge-triggered. The state of each D input, one setup time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop's O output.

All outputs will be forced LOW independently of Clock or Data inputs by a LOW voltage level on the $\overline{\text{MR}}$ input. The device is useful for applications where the true output only is required and the Clock and Master Reset are common to all storage elements.


PIN CONFIGURATIONS



DIP TOP VIEW



FUNCTIONAL BLOCK DIAGRAM



CEMOS is a trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

JULY 1986

ABSOLUTE MAXIMUM RATING(1)

SYMBOL	RATING	COMMERCIAL	MILITARY	UNIT
V _{TERM}	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	v
T _A	Operating Temperature	0 to +70	-55 to +125	°C
T _{BIAS}	Temperature Under Bias	-55 to +125	-65 to +135	°C
T _{STG}	Storage Temperature	-55 to +125	-65 to +155	°C
I _{OUT}	DC Output Current	120	120	mA

NOTE

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

 $T_A = 0$ °C to +70°C $V_{CC} = 5.0V \pm 5\%$ Min. = 4.75V

 $\begin{array}{lll} V_{CC} = 5.0V \pm 5\% & Min. = 4.75V & Max. = 5.25V \; (Commercial) \\ V_{CC} = 5.0V \pm 10\% & Min. = 4.50V & Max. = 5.50V \; (Military) \end{array}$

 $T_A = -55^{\circ}C \text{ to } +125^{\circ}C$

V_{LC} = 0.2V

 $V_{HC} = V_{CC} - 0.2V$

SYMBOL	PARAMETER	TEST CO	TEST CONDITIONS(1)			MAX.	UNIT
V _{IH}	Input HIGH Level	Guaranteed Logic	High Level	2.0	_		V
V _{IL}	Input LOW Level	Guaranteed Logic	Low Level	_	_	0.8	V
I _{IH}	Input HIGH Current	V _{CC} = Max., V _{IN} = V ₀		l –	_	5	μΑ
IIL	Input LOW Current	V _{CC} = Max., V _{IN} = G	V _{CC} = Max., V _{IN} = GND		_	-5	μΑ
I _{sc}	Short Circuit Current	V _{CC} = Max. ⁽³⁾	V _{CC} = Max. ⁽³⁾			_	mA
	Output HIGH Voltage	V _{CC} = 3V, V _{IN} = V _{LC}	$V_{CC} = 3V$, $V_{IN} = V_{LC}$ or V_{HC} , $I_{OH} = -32\mu A$			_	
V			I _{OH} = -150μA	V _{HC}	V _{CC}	_	v
V _{OH}		V _{CC} = Min.	I _{OH} = -1.0mA MIL	2.4	4.3	_]
		$V_{IN} = V_{IH} \text{ or } V_{IL}$	I _{OH} = -2.6mA COM	2.4	4.3	_	
	Output LOW Voltage	V _{CC} = 3V, V _{IN} = V _{LC}	V _{CC} = 3V, V _{IN} = V _{LC} or V _{HC} , I _{OL} = 300μA			V _{LC}	
.,			I _{OL} = 300μA	_	GND	V _{LC}	v
V _{OL}		V _{CC} = Min. V _{IN} = V _{IH} or V _{II}	I _{OL} = 14mA MIL	_	_	0.4	"
		VIN - VIH OI VIL	I _{OL} = 24mA COM	_	_	0.5	

NOTES:

- 1. For conditions shown as max, or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at V_{CC} = 5.0V, +25°C ambient and maximum loading.
- 3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

POWER SUPPLY CHARACTERISTICS

 $V_{LC} = 0.2V$; $V_{HC} = V_{CC} - 0.2V$

SYMBOL	PARAMETER	TEST CON	MIN.	TYP.(2)	MAX.	UNIT	
Icca	Quiescent Power Supply Current	$V_{CC} = Max.$ $V_{IN} \ge V_{HC}; V_{IN} \le V_{LC}$ $f_{CP} = f_i = 0$	$V_{IN} \ge V_{HC}; V_{IN} \le V_{LC}$		0.001	1.5	mA
I _{CCT}	Power Supply Current Per TTL Inputs HIGH	$V_{CC} = Max.$ $V_{IN} = 3.4V^{(3)}$		_	0.5	1.6	mA
I _{CCD}	Dynamic Power Supply Current	V _{CC} = Max. Outputs Open MR = V _{CC} One Bit Toggling 50% Duty Cycle	$\begin{aligned} &V_{IN} \geq V_{HC} \\ &V_{IN} \leq V_{LC} \end{aligned}$	_	0.15	0.25	mA/ MHz
	Icc Total Power Supply Current ⁽⁴⁾	V _{CC} = Max. Outputs Open f _{CP} = 1.0MHz 50% Duty Cycle MR = V _{CC} One Bit Toggling at f ₁ = 500kHz 50% Duty Cycle	$\begin{aligned} &V_{\text{IN}} \geq V_{\text{HC}} \\ &V_{\text{IN}} \leq V_{\text{LC}} \\ &(\text{AHCT}) \end{aligned}$	_	0.15	1.8	
			V _{IN} = 3.4V or V _{IN} = GND		0.65	3.4	
Icc		V _{CC} = Max. Outputs Open f _{CP} = 1.0MHz 50% Duty Cycle	$\begin{array}{c} V_{\text{IN}} \geq V_{\text{HC}} \\ V_{\text{IN}} \leq V_{\text{LC}} \\ (\text{AHCT}) \end{array}$	_	0.63	2.2	mA
		MR = V _{CC} Eight Bits Toggling f _i = 250kHz 50% Duty Cycle	V _{IN} = 3.4V or V _{IN} = GND		2.88	9.4	

NOTES:

- 1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at V_{CC} = 5.0V, +25°C ambient and maximum loading.
- 3. Per TTL driven input (V_{IN} = 3.4V); all other inputs at V_{CC} or GND.
- 4. I_{CC} = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}
 - $I_{CC} = I_{CCQ} + I_{CCT}D_HN_T + I_{CCD} (f_{CP}/2 + f_iN_i)$
 - I_{CCQ} = Quiescent Current
 - I_{CCT} = Power Supply Current for a TTL High Input (V_{IN} = 3.4V)
 - D_H = Duty Cycle for TTL Inputs High
 - N_T = Number of TTL Inputs at D_H
 - I_{CCD} = Dynamic Current caused by an Input Transition pair (HLH or LHL)
 - f_{CP} = Clock Frequency for Register Devices (Zero for Non-Register Devices)
 - f_i = Input Frequency
 - N_i = Number of Inputs at f_i

All currents are in milliamps and all frequencies are in megahertz.

DEFINITION OF FUNCTIONAL TERMS

PIN NAMES	DESCRIPTION
D ₀ -D ₇ MR	Data Inputs
MR	Master Reset (Active LOW)
CP	Clock Pulse Input (Active Rising Edge)
O ₀ -O ₇	Data Outputs

TRUTH TABLE

ODEDATING MODE	ı	NPUT	OUTPUT		
OPERATING MODE	MR	CP	D _N	O _N	
Reset (Clear)	L	Х	Х	L	
Load '1'	Н	t	h	Н	
Load '0'	Н	t	1	L	

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

SYMBOL	PARAMETER	CONDITION	TYPICAL	COMMERCIAL		MILITARY		UNITS
				MIN.	MAX.	MIN.	MAX.	UNIIS
t _{PLH} t _{PHL}	Propagation Delay CP to O _N	C _L = 50 pf R _L = 500Ω	10.0	3.0	15.0	3.0	17.0	ns
t _{PLH} t _{PHL}	Propagation Delay MR to Output		12.0	4.0	18.0	4.0	21.0	ns
t _S	Set Up Time High or Low Data to CP		3.0	10.0	_	10.0	_	ns
t _H	Hold Time High or Low Data to CP		0.6	1.0	_	1.0		ns
t _w	Clock Pulse Width High or Low		10.0	16.0	_	16.0	-	ns
t _{REC}	Recovery Time MR to CP		5.0	15.0		15.0	_	ns

H = HIGH Voltage steady state
h = HIGH Voltage Level one setup time prior to the LOW-toHIGH clock transition

L = LOW Voltage Level steady state
I = LOW Voltage Level one setup time prior to the LOW-to-HIGH clock transition

X = Don't Care

^{1 =} LOW-to-HIGH clock transition