



Integrated Device Technology, Inc.

HIGH-SPEED CMOS OCTAL D FLIP-FLOP WITH CLEAR

IDT54/74AHCT273

FEATURES:

- Equivalent to ALS speeds and output drive over full temperature and voltage supply extremes
- 10ns typical clock to output
- $I_{OL} = 14\text{mA}$ over full military temperature range
- CMOS power levels (5μW typ. static)
- Both CMOS and TTL output compatible
- Substantially lower input current levels than ALS (5μA max.)
- Octal D flip-flop with clear
- 100% product assurance screening to MIL-STD-883, Class B is available
- JEDEC standard pinout for DIP and LCC


DESCRIPTION:

The IDT54/74AHCT273 are octal D flip-flops built using advanced CEMOS™, a dual metal CMOS technology. The IDT54/74AHCT273 has eight edge-triggered D-type flip-flops with individual D inputs and O outputs. The common buffered Clock (CP) and Master Reset (MR) inputs load and reset (clear) all flip-flops simultaneously.

The register is fully edge-triggered. The state of each D input, one setup time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop's O output.


All outputs will be forced LOW independently of Clock or Data inputs by a LOW voltage level on the MR input. The device is useful for applications where the true output only is required and the Clock and Master Reset are common to all storage elements.

PIN CONFIGURATIONS



SSD54/74AHCT273-001


DIP
TOP VIEW



SSD54/74AHCT273-002

LCC
TOP VIEW

FUNCTIONAL BLOCK DIAGRAM



SSD54/74AHCT273-003

CEMOS is a trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

JULY 1986

© 1986 Integrated Device Technology, Inc.

5-53

Printed in the U.S.A.

5

ABSOLUTE MAXIMUM RATING⁽¹⁾

SYMBOL	RATING	COMMERCIAL	MILITARY	UNIT
V_{TERM}	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
T_A	Operating Temperature	0 to +70	-55 to +125	°C
T_{BIAS}	Temperature Under Bias	-55 to +125	-65 to +135	°C
T_{STG}	Storage Temperature	-55 to +125	-65 to +155	°C
I_{OUT}	DC Output Current	120	120	mA

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

$T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C}$ $V_{CC} = 5.0\text{V} \pm 5\%$ Min. = 4.75V Max. = 5.25V (Commercial)
 $T_A = -55^{\circ}\text{C to } +125^{\circ}\text{C}$ $V_{CC} = 5.0\text{V} \pm 10\%$ Min. = 4.50V Max. = 5.50V (Military)
 $V_{LC} = 0.2\text{V}$
 $V_{HC} = V_{CC} - 0.2\text{V}$

SYMBOL	PARAMETER	TEST CONDITIONS ⁽¹⁾	MIN.	TYP. ⁽²⁾	MAX.	UNIT
V_{IH}	Input HIGH Level	Guaranteed Logic High Level	2.0	—	—	V
V_{IL}	Input LOW Level	Guaranteed Logic Low Level	—	—	0.8	V
I_{IH}	Input HIGH Current	$V_{CC} = \text{Max.}, V_{IN} = V_{CC}$	—	—	5	μA
I_{IL}	Input LOW Current	$V_{CC} = \text{Max.}, V_{IN} = \text{GND}$	—	—	-5	μA
I_{SC}	Short Circuit Current	$V_{CC} = \text{Max.}^{(3)}$	-60	-100	—	mA
V_{OH}	Output HIGH Voltage	$V_{CC} = 3\text{V}, V_{IN} = V_{LC} \text{ or } V_{HC}, I_{OH} = -32\mu\text{A}$	V_{HC}	V_{CC}	—	V
		$I_{OH} = -150\mu\text{A}$	V_{HC}	V_{CC}	—	
		$V_{CC} = \text{Min.}, V_{IN} = V_{IH} \text{ or } V_{IL}, I_{OH} = -1.0\text{mA MIL}$	2.4	4.3	—	
		$I_{OH} = -2.6\text{mA COM}$	2.4	4.3	—	
V_{OL}	Output LOW Voltage	$V_{CC} = 3\text{V}, V_{IN} = V_{LC} \text{ or } V_{HC}, I_{OL} = 300\mu\text{A}$	—	GND	V_{LC}	V
		$I_{OL} = 300\mu\text{A}$	—	GND	V_{LC}	
		$V_{CC} = \text{Min.}, V_{IN} = V_{IH} \text{ or } V_{IL}, I_{OL} = 14\text{mA MIL}$	—	—	0.4	
		$I_{OL} = 24\text{mA COM}$	—	—	0.5	

NOTES:

- For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at $V_{CC} = 5.0\text{V}$, $+25^{\circ}\text{C}$ ambient and maximum loading.
- Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

POWER SUPPLY CHARACTERISTICS

$V_{LC} = 0.2V$; $V_{HC} = V_{CC} - 0.2V$

SYMBOL	PARAMETER	TEST CONDITIONS ⁽¹⁾		MIN.	TYP. ⁽²⁾	MAX.	UNIT
I_{CCQ}	Quiescent Power Supply Current	$V_{CC} = \text{Max.}$ $V_{IN} \geq V_{HC}$; $V_{IN} \leq V_{LC}$ $f_{CP} = f_i = 0$		—	0.001	1.5	mA
I_{CCT}	Power Supply Current Per TTL Inputs HIGH	$V_{CC} = \text{Max.}$ $V_{IN} = 3.4V$ ⁽³⁾		—	0.5	1.6	mA
I_{CCD}	Dynamic Power Supply Current	$V_{CC} = \text{Max.}$ Outputs Open MR = V_{CC} One Bit Toggling 50% Duty Cycle	$V_{IN} \geq V_{HC}$ $V_{IN} \leq V_{LC}$	—	0.15	0.25	mA/ MHz
I_{CC}	Total Power Supply Current ⁽⁴⁾	$V_{CC} = \text{Max.}$ Outputs Open $f_{CP} = 1.0\text{MHz}$ 50% Duty Cycle MR = V_{CC} One Bit Toggling at $f_i = 500\text{kHz}$ 50% Duty Cycle	$V_{IN} \geq V_{HC}$ $V_{IN} \leq V_{LC}$ (AHCT)	—	0.15	1.8	mA
			$V_{IN} = 3.4V$ or $V_{IN} = \text{GND}$	—	0.65	3.4	
		$V_{CC} = \text{Max.}$ Outputs Open $f_{CP} = 1.0\text{MHz}$ 50% Duty Cycle MR = V_{CC} Eight Bits Toggling $f_i = 250\text{kHz}$ 50% Duty Cycle	$V_{IN} \geq V_{HC}$ $V_{IN} \leq V_{LC}$ (AHCT)	—	0.63	2.2	
			$V_{IN} = 3.4V$ or $V_{IN} = \text{GND}$	—	2.88	9.4	

NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical values are at $V_{CC} = 5.0V$, +25°C ambient and maximum loading.

3. Per TTL driven input ($V_{IN} = 3.4V$); all other inputs at V_{CC} or GND.

4. $I_{CC} = I_{\text{QUIESCENT}} + I_{\text{INPUTS}} + I_{\text{DYNAMIC}}$

$I_{CC} = I_{CCQ} + I_{CCT}D_HN_T + I_{CCD}(f_{CP}/2 + f_iN_i)$

I_{CCQ} = Quiescent Current

I_{CCT} = Power Supply Current for a TTL High Input ($V_{IN} = 3.4V$)

D_H = Duty Cycle for TTL Inputs High

N_T = Number of TTL Inputs at D_H

I_{CCD} = Dynamic Current caused by an Input Transition pair (HLH or LHL)

f_{CP} = Clock Frequency for Register Devices (Zero for Non-Register Devices)

f_i = Input Frequency

N_i = Number of Inputs at f_i

All currents are in milliamps and all frequencies are in megahertz.

DEFINITION OF FUNCTIONAL TERMS

PIN NAMES	DESCRIPTION
D ₀ -D ₇	Data Inputs
MR	Master Reset (Active LOW)
CP	Clock Pulse Input (Active Rising Edge)
O ₀ -O ₇	Data Outputs

TRUTH TABLE

OPERATING MODE	INPUTS			OUTPUT
	MR	CP	D _N	O _N
Reset (Clear)	L	X	X	L
Load '1'	H	↑	h	H
Load '0'	H	↑	l	L

H = HIGH Voltage steady state
h = HIGH Voltage Level one setup time prior to the LOW-to-HIGH clock transition
L = LOW Voltage Level steady state
l = LOW Voltage Level one setup time prior to the LOW-to-HIGH clock transition
X = Don't Care
↑ = LOW-to-HIGH clock transition

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

SYMBOL	PARAMETER	CONDITION	TYPICAL	COMMERCIAL		MILITARY		UNITS
				MIN.	MAX.	MIN.	MAX.	
t _{PLH}	Propagation Delay CP to O _N	C _L = 50 pF R _L = 500Ω	10.0	3.0	15.0	3.0	17.0	ns
t _{PLH} t _{PHL}	Propagation Delay MR to Output		12.0	4.0	18.0	4.0	21.0	ns
t _S	Set Up Time High or Low Data to CP		3.0	10.0	—	10.0	—	ns
t _H	Hold Time High or Low Data to CP		0.6	1.0	—	1.0	—	ns
t _W	Clock Pulse Width High or Low		10.0	16.0	—	16.0	—	ns
t _{REC}	Recovery Time MR to CP		5.0	15.0	—	15.0	—	ns