



Integrated Device Technology Inc.

HIGH-SPEED CMOS UP/DOWN BINARY COUNTER

IDT54/74AHCT193


FEATURES:

- Equivalent to ALS speeds and output drive over full temperature and voltage supply extremes
- $I_{OL} = 14\text{mA}$ over full military temperature range
- CMOS power levels ($5\mu\text{W}$ typ. static)
- Both CMOS and TTL output compatible
- Substantially lower input current levels than ALS (5μ max.)
- 100% product assurance screening to MIL-STD-883, Class B is available
- JEDEC standard pinout for DIP and LCC

DESCRIPTION:

The IDT54/74AHCT193 is an up/down modulo-16 binary counter built using advanced CEMOS™, a dual metal CMOS technology. Separate Count-up and Count-down Clocks are used and, in either counting mode, the circuits operate synchronously. The outputs change state synchronously with the LOW-to-HIGH transitions on the clock inputs. Separate Terminal Count-up and Terminal Count-down outputs are provided that are used as the clocks for subsequent stages without extra logic, thus simplifying multistage counter designs. Individual preset inputs allow the circuit to be used as a programmable counter. Both the Parallel Load (PL) and the Master Reset (MR) inputs asynchronously override the clocks.

FUNCTIONAL BLOCK DIAGRAM




SSDAHCT193-001

CEMOS is a trademark of Integrated Device Technology, Inc.


MILITARY AND COMMERCIAL TEMPERATURE RANGES

JULY 1986

PIN CONFIGURATIONS



DIP/SOIC
TOP VIEW



LCC/PLCC
TOP VIEW

ABSOLUTE MAXIMUM RATING⁽¹⁾

SYMBOL	RATING	COMMERCIAL	MILITARY	UNIT
V_{TERM}	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
T_A	Operation Temperature	0 to +70	-55 to +125	°C
T_{BIAS}	Temperature Under Bias	-55 to +125	-65 to +135	°C
T_{STG}	Storage Temperature	-55 to +125	-65 to +155	°C
I_{OUT}	DC Output Current	120	120	mA

NOTE:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

$T_A = 0^\circ\text{C to } +70^\circ\text{C}$	$V_{CC} = 5.0\text{V} \pm 5\%$	Min. = 4.75V	Max. = 5.25V (Commercial)
$T_A = -55^\circ\text{C to } +125^\circ\text{C}$	$V_{CC} = 5.0\text{V} \pm 10\%$	Min. = 4.50V	Max. = 5.50V (Military)
$V_{LC} = 0.2\text{V}$			
$V_{HC} = V_{CC} - 0.2\text{V}$			

SYMBOL	PARAMETER	TEST CONDITIONS ⁽¹⁾	MIN.	TYP. ⁽²⁾	MAX.	UNIT
V_{IH}	Input HIGH Level	Guaranteed Logic High Level	2.0	—	—	V
V_{IL}	Input LOW Level	Guaranteed Logic Low Level	—	—	0.8	V
I_{IH}	Input HIGH Current	$V_{CC} = \text{Max.}, V_{IN} = V_{CC}$	—	—	5	μA
I_{IL}	Input LOW Current	$V_{CC} = \text{Max.}, V_{IN} = \text{GND}$	—	—	-5	μA
I_{SC}	Short Circuit Current	$V_{CC} = \text{Max.}^{(3)}$	-60	-100	—	mA
V_{OH}	Output HIGH Voltage	$V_{CC} = 3\text{V}, V_{IN} = V_{LC} \text{ or } V_{HC}, I_{OH} = -32\mu\text{A}$	V_{HC}	V_{CC}	—	V
		$I_{OH} = -150\mu\text{A}$	V_{HC}	V_{CC}	—	
		$V_{CC} = \text{Min.}, I_{OH} = -1.0\text{mA MIL.}$	2.4	4.3	—	
		$V_{IN} = V_{IH} \text{ or } V_{IL}, I_{OH} = -2.6\text{mA COM'L.}$	2.4	4.3	—	
V_{OL}	Output LOW Voltage	$V_{CC} = 3\text{V}, V_{IN} = V_{LC} \text{ or } V_{HC}, I_{OL} = 300\mu\text{A}$	—	GND	V_{LC}	V
		$I_{OL} = 300\mu\text{A}$	—	GND	V_{LC}	
		$V_{CC} = \text{Min.}, I_{OL} = 14\text{mA MIL.}$	—	—	0.4	
		$V_{IN} = V_{IH} \text{ or } V_{IL}, I_{OL} = 24\text{mA COM'L.}$	—	—	0.5	

NOTES:

- For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at $V_{CC} = 5.0\text{V}$, $+25^\circ\text{C}$ ambient and maximum loading.
- Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

POWER SUPPLY CHARACTERISTICS

$V_{LC} = 0.2V$; $V_{HC} = V_{CC} - 0.2V$

SYMBOL	PARAMETER	TEST CONDITIONS ⁽¹⁾		MIN.	TYP. ⁽²⁾	MAX.	UNIT
I_{CCQ}	Quiescent Power Supply Current	$V_{CC} = \text{Max.}$ $V_{IN} \geq V_{HC}$; $V_{IN} \leq V_{LC}$ $f_{CPU} = f_{CPD} = f_i = 0$		—	0.001	1.5	mA
I_{CCT}	Power Supply Current Per TTL Input HIGH	$V_{CC} = \text{Max.}$ $V_{IN} = 3.4V^{(3)}$		—	0.5	1.6	mA
I_{CCD}	Dynamic Power Supply Current	$V_{CC} = \text{Max.}$ Outputs Open Count Up or Down $PL = P_0 - P_3 = V_{HC}$ $MR = V_{LC}$	$V_{IN} \geq V_{HC}$ $V_{IN} \leq V_{LC}$	—	0.3	—	mA/ MHz
I_{CC}	Total Power Supply Current ⁽⁴⁾	$V_{CC} = \text{Max.}$ Outputs Open $f_{CP} = 1.0\text{MHz}$ 50% Duty Cycle Count Up or Down $PL = P_0 - P_3 = V_{HC}$ $MR = V_{LC}$	$V_{IN} \geq V_{HC}$ $V_{IN} \leq V_{LC}$ (AHCT)	—	0.3	—	mA
			$V_{IN} = 3.4V$ or $V_{IN} = \text{GND}$	—	1.1	—	

NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical values are at $V_{CC} = 5.0V$, $+25^\circ\text{C}$ ambient and maximum loading.

3. Per TTL driven input ($V_{IN} = 3.4V$); all other inputs at V_{CC} or GND.

4. $I_{CC} = I_{CCQ} + I_{CCT}D_HN_T + I_{CCD}(f_{CP} + f_iN_i)$

$I_{CCQ} = \text{Quiescent Current}$

$I_{CCT} = \text{Power Supply Current for a TTL High Input}$

$D_H = \text{Duty Cycle for TTL Input High}$

$N_T = \text{Number of TTL Inputs at } D_H$

$I_{CCD} = \text{Dynamic Current caused by an Input Transition pair (HLH or LHL)}$

$f_{CP} = \text{Count Clock or Load Clock Frequency}$

$f_i = P_{0-3} \text{ Input Frequency (Load)}$

$N_i = \text{Number of } P_{0-3} \text{ Inputs at } f_i \text{ (Load)}$

All currents are in milliamps and all frequencies are in megahertz.

DEFINITION OF FUNCTIONAL TERMS

PIN NAMES	DESCRIPTION
CP _U	Count Up Clock Input (Active Rising Edge)
CP _D	Count Down Clock Input (Active Rising Edge)
MR	Asynchronous Master Reset Input (Active HIGH)
PL	Asynchronous Parallel Load Input (Active LOW)
P ₀₋₃	Parallel Data Inputs
Q ₀₋₃	Flip-Flop Outputs
TC _D	Terminal Count Down (Borrow) Output (Active LOW)
TC _U	Terminal Count Up (Carry) Output (Active LOW)

FUNCTION TABLE

MR	$\overline{\text{PL}}$	CP _U	CP _D	MODE
H	X	X	X	Reset (Asyn.)
L	L	X	X	Preset (Asyn.)
L	H	H	H	No Change
L	H	↑	H	Count Up
L	H	H	↓	Count Down

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

SYMBOL	PARAMETER	CONDITION	TYPICAL	COMMERCIAL		MILITARY		UNITS
				MIN..	MAX.	MIN.	MAX.	
t _{PLH} t _{PHL}	Propagation Delay CP _U or CP _D to TC _U or TC _D	C _L = 50pF R _L = 500Ω	—	4.0	16.0	4.0	19.0	ns
t _{PLH} t _{PHL}	Propagation Delay CP _U or CP _D to Q _n		—	4.0	17.0	4.0	20.0	ns
t _{PLH} t _{PHL}	Propagation Delay P _n to Q _n		—	4.0	17.0	4.0	20.0	ns
t _{PLH} t _{PHL}	Propagation Delay PL to Q _n		—	6.0	28.0	6.0	31.0	ns
t _{PHL}	Propagation Delay MR to Q _n		—	6.0	28.0	6.0	31.0	ns
t _{PLH}	Propagation Delay MR to TC _U		—	6.0	28.0	6.0	31.0	ns
t _{PHL}	Propagation Delay MR to TC _D		—	6.0	28.0	6.0	31.0	ns
t _{PLH} t _{PHL}	Propagation Delay PL to TC _U or TC _D		—	6.0	28.0	6.0	31.0	ns
t _{PLH} t _{PHL}	Propagation Delay P _n to TC _U or TC _D		—	4.0	17.0	4.0	20.0	ns
t _{S(H)} t _{S(L)}	Setup Time, HIGH or LOW P _n to PL		—	20.0	—	25.0	—	ns
t _{H(H)} t _{H(L)}	Hold Time, HIGH or LOW P _n to PL		—	5.0	—	5.0	—	ns
t _{w(L)}	PL Pulse Width, LOW		—	20.0	—	25.0	—	ns
t _{w(L)}	CP _U or CP _D Pulse Width, LOW		—	15.0	—	20.0	—	ns
t _{w(L)}	CP _U or CP _D Pulse Width, LOW (Change of Direction)		—	15.0	—	20.0	—	ns
t _{w(H)}	MR Pulse Width, HIGH		—	10.0	—	10.0	—	ns
t _{REC}	Recovery Time PL to CP _U or CP _D		—	15.0	—	20.0	—	ns
t _{REC}	Recovery Time MR to CP _U or CP _D		—	15.0	—	20.0	—	ns