

# HIGH-SPEED CMOS UP/DOWN BINARY COUNTER

**IDT54/74AHCT193** 


### **FEATURES:**

- Equivalent to ALS speeds and output drive over full temperature and voltage supply extremes
- I<sub>OL</sub> = 14mA over full military temperature range
- CMOS power levels (5μW typ. static)
- Both CMOS and TTL output compatible
- Substantially lower input current levels than ALS (5µ max.)
- 100% product assurance screening to MIL-STD-883, Class B is available
- JEDEC standard pinout for DIP and LCC

### **DESCRIPTION:**

The IDT54/74AHCT193 is an up/down modulo-16 binary counter built using advanced CEMOS™, a dual metal CMOS technology. Separate Count-up and Count-down Clocks are used and, in either counting mode, the circuits operate synchronously. The outputs change state synchronously with the LOW-to-HIGH transitions on the clock inputs. Separate Terminal Count-up and Terminal Count-down outputs are provided that are used as the clocks for subsequent stages without extra logic, thus simplifying multistage counter designs. Individual preset inputs allow the circuit to be used as a programmable counter. Both the Parallel Load (PL) and the Master Reset (MR) inputs asynchronously override the clocks.

### **FUNCTIONAL BLOCK DIAGRAM**





SSDAHCT193-001

CEMOS is a trademark of Integrated Device Technology, Inc.

**JULY 1986** 

### PIN CONFIGURATIONS





# ABSOLUTE MAXIMUM RATING(1)

SYMBOL	RATING	COMMERCIAL	MILITARY	UNIT
V <sub>TERM</sub>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
T <sub>A</sub>	Operation Temperature	0 to +70	-55 to +125	°C
T <sub>BIAS</sub>	Temperature Under Bias	-55 to +125	-65 to +135	°C
T <sub>STG</sub>	Storage Temperature	-55 to +125	-65 to +155	°C
I <sub>OUT</sub>	DC Output Current	120	120	mA

### NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

 $T_A = 0$ °C to +70°C  $T_A = -55^{\circ}C \text{ to } +125^{\circ}C$ 

TOP VIEW

 $V_{CC}$  = 5.0V  $\pm$  5%  $V_{CC} = 5.0V \pm 10\%$  Min. = 4.75V Min. = 4.50V Max. = 5.25V (Commercial)

Max. = 5.50V (Military)

 $V_{LC} = 0.2V$  $V_{HC} = V_{CC} - 0.2V$ 

SYMBOL	PARAMETER	TEST CO	TEST CONDITIONS <sup>(1)</sup>			MAX.	UNIT
V <sub>IH</sub>	Input HIGH Level	Guaranteed Logic	Guaranteed Logic High Level			_	٧
V <sub>IL</sub>	Input LOW Level	Guaranteed Logic	Guaranteed Logic Low Level  V <sub>CC</sub> = Max., V <sub>IN</sub> = V <sub>CC</sub>			0.8	V
I <sub>IH</sub>	Input HIGH Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = V				5	μΑ
I <sub>IL</sub>	Input LOW Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = C	V <sub>CC</sub> = Max., V <sub>IN</sub> = GND			-5	μΑ
I <sub>sc</sub>	Short Circuit Current	V <sub>CC</sub> = Max. <sup>(3)</sup>	V <sub>CC</sub> = Max. <sup>(3)</sup>			_	mA
	Output HIGH Voltage	$V_{CC} = 3V$ , $V_{IN} = V_{LC}$ or $V_{HC}$ , $I_{OH} = -32\mu A$			V <sub>CC</sub>	_	
V <sub>OH</sub>		V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -150μA	V <sub>HC</sub>	V <sub>CC</sub>	_	V
<b>∨</b> он			I <sub>OH</sub> = -1.0mA MIL.	2.4	4.3	_	
			I <sub>OH</sub> = -2.6mA COM'L.	2.4	4.3	_	
		V <sub>CC</sub> = 3V, V <sub>IN</sub> = V <sub>LC</sub>		GND	V <sub>LC</sub>		
, , , , , , , , , , , , , , , , , , ,	Output LOW Voltage		I <sub>OL</sub> = 300μA		GND	V <sub>LC</sub>	v
V <sub>OL</sub>		$V_{CC} = Min.$ $V_{IN} = V_{IH} \text{ or } V_{II}$	I <sub>OL</sub> = 14mA MIL.		_	0.4	"
		VIN VIH OF VIL	I <sub>OL</sub> = 24mA COM'L.	_	_	0.5	

- 1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at  $V_{\rm CC}$  = 5.0V, +25°C ambient and maximum loading.
- 3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

# 5

## **POWER SUPPLY CHARACTERISTICS**

 $V_{LC} = 0.2V$ ;  $V_{HC} = V_{CC} - 0.2V$ 

SYMBOL	PARAMETER	TEST CONDI	TEST CONDITIONS <sup>(1)</sup>		TYP.(2)	MAX.	UNIT
I <sub>CCQ</sub>	$\begin{array}{ll} \text{Quiescent Power Supply Current} & & & V_{CC} = \text{Max.} \\ V_{IN} \geq V_{HC}; V_{IN} \leq V_{LC} \\ f_{CPU} = f_{CPD} = f_i = 0 \end{array}$			_	0.001	1.5	mA
I <sub>CCT</sub>	Power Supply Current Per TTL Input HIGH	V <sub>CC</sub> = Max. V <sub>IN</sub> = 3.4V <sup>(3)</sup>		_	0.5	1.6	mA
I <sub>CCD</sub>	Dynamic Power Supply Current	$\begin{aligned} & V_{CC} = \text{Max.} \\ & \text{Outputs Open} \\ & \underline{C} \text{ount Up or Down} \\ & \overline{PL} = P_0 - P_3 = V_{HC} \\ & \text{MR} = V_{LC} \end{aligned}$	$V_{IN} \ge V_{HC}$ $V_{IN} \le V_{LC}$	_	0.3	_	mA/ MHz
1	Total Power	V <sub>CC</sub> = Max. Outputs Open f <sub>CP</sub> = 1.0MHz 50% Duty Cycle	$\begin{array}{c} V_{\text{IN}} \geq V_{\text{HC}} \\ V_{\text{IN}} \leq V_{\text{LC}} \\ (\text{AHCT}) \end{array}$	_	0.3	_	mA
l <sub>cc</sub>	Supply Current <sup>(4)</sup>	Count Up or Down $\overline{PL} = P_0 - P_3 = V_{HC}$ $MR = V_{LC}$	V <sub>IN</sub> = 3.4V or V <sub>IN</sub> = GND	_	_		

### NOTES:

- 1. For conditions shown as max, or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at  $V_{CC}$  = 5.0V, +25°C ambient and maximum loading.
- 3. Per TTL driven input ( $V_{IN} = 3.4V$ ); all other inputs at  $V_{CC}$  or GND.
- 4. ICC = IQUIESCENT + INPUTS + IDYNAMIC
  - $I_{CC} = I_{CCQ} + I_{CCT}D_HN_T + I_{CCD} (f_{CP} + f_iN_i)$
  - I<sub>CCQ</sub> = Quiescent Current
  - I<sub>CCT</sub> = Power Supply Current for a TTL High Input (V<sub>IN</sub> = 3.4V)
  - D<sub>H</sub> = Duty Cycle for TTL Input High
  - N<sub>T</sub> = Number of TTL Inputs at D<sub>H</sub>
  - I<sub>CCD</sub> = Dynamic Current caused by an Input Transition pair (HLH or LHL)
  - f<sub>CP</sub> = Count Clock or Load Clock Frequency
  - f<sub>i</sub> = P<sub>0-3</sub> Input Frequency (Load)
  - $N_i$  = Number of  $P_{0-3}$  Inputs at  $f_i$  (Load)

All currents are in milliamps and all frequencies are in megahertz.

# **DEFINITION OF FUNCTIONAL TERMS**

PIN NAMES	DESCRIPTION			
CP <sub>U</sub> CP <sub>D</sub> MR PL P <sub>0-3</sub>	Count Up Clock Input (Active Rising Edge) Count Down Clock Input (Active Rising Edge) Asynchronous Master Reset Input (Active HIGH) Asynchronous Parallel Load Input (Active LOW) Parallel Data Inputs			
Q <sub>0-3</sub> TC <sub>D</sub> TC <sub>U</sub>	Flip-Flop Outputs Terminal Count Down (Borrow) Output (Active LOW) Terminal Count Up (Carry) Output (Active LOW)			

## **FUNCTION TABLE**

	MR	PĻ	CPU	CPD	MODE
ſ	Н	Х	Х	Х	Reset (Asyn.)
١	L	L	Х	X	Preset (Asyn.)
1	L	Н	Н	H	No Change
1	L	н	1 1	H	Count Up
1	L	Н	Н	1	Count Down

H = HIGH Voltage Level

L = LOW Voltage Level
X = Immaterial

### SWITCHING CHARACTERISTICS OVER OPERATING RANGE

SYMBOL	PARAMETER		TYPICAL	COMMERCIAL		MILITARY		
		CONDITION		MIN	MAX.	MIN.	MAX.	UNITS
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay CP <sub>U</sub> or CP <sub>D</sub> to TC <sub>U</sub> or TC <sub>D</sub>			4.0	16.0	4.0	19.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay CP <sub>U</sub> or CP <sub>D</sub> to Q <sub>n</sub>		_	4.0	17.0	4.0	20.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay $P_n$ to $Q_n$		_	4.0	17.0	4.0	20.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay PL to Q <sub>n</sub>		_	6.0	28.0	6.0	31.0	ns
t <sub>PHL</sub>	Propagation Delay MR to Q <sub>n</sub>		_	6.0	28.0	6.0	31.0	ns
t <sub>PLH</sub>	Propagation Delay MR to TC <sub>U</sub>		_	6.0	28.0	6.0	31.0	ns
t <sub>PHL</sub>	Propagation Delay MR to TC <sub>D</sub>		_	6.0	28.0	6.0	31.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay PL to TC <sub>U</sub> or TC <sub>D</sub>		_	6.0	28.0	6.0	31.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay P <sub>n</sub> to TC <sub>U</sub> or TC <sub>D</sub>	C <sub>L</sub> = 50pF		4.0	17.0	4.0	20.0	ns
t <sub>S</sub> (H) t <sub>S</sub> (L)	Setup Time, HIGH o <u>r LO</u> W P <sub>n</sub> to PL	R <sub>L</sub> = 500Ω	_	20.0		25.0	_	ns
t <sub>H</sub> (H) t <sub>H</sub> (L)	Hold Time, HIGH o <u>r LO</u> W P <sub>n</sub> to PL			5.0	_	5.0	_	ns
t <sub>W</sub> (L)	PL Pulse Width, LOW			20.0		25.0	_	ns
t <sub>W</sub> (L)	CP <sub>U</sub> or CP <sub>D</sub> Pulse Width, LOW		_	15.0	_	20.0	_	ns
t <sub>W</sub> (L)	CP <sub>U</sub> or CP <sub>D</sub> Pulse Width, LOW (Change of Direction)			15.0	_	20.0		ns
t <sub>W</sub> (H)	MR Pulse Width, HIGH		_	10.0	_	10.0		ns
t <sub>REC</sub>	Recovery Time PL to CP <sub>U</sub> or CP <sub>D</sub>		_	15.0		20.0	_	ns
t <sub>REC</sub>	Recovery Time MR to CP <sub>U</sub> or CP <sub>D</sub>			15.0		20.0	_	ns