

## Frequency Generator & Integrated Buffers for PII/III™

#### **Recommended Application:**

### Timna Style Chipset

- **Output Features:**
- 3 CPUs @ 2.5V
- 8 PCI @ 3.3V
- 2 IOAPIC @ 2.5V
- 1 MREF @ 2.5V, DRCG memory reference clock
- 9 SDRAM @ 3.3V including one free running
- 1 2V48M @ 2.5V fixed (DOT)
- 1 3V48M @ 3.3V fixed (USB)
- 2 REF @ 3.3V, 14.318MHz.

#### Features:

- Support power management: CPU, PCI, SDRAM stop from I<sup>2</sup>C programming.
- Spread spectrum for EMI control (0 to -0.5%)
- Uses external 14.318MHz crystal

#### **Key Specifications:**

- CPU Output Jitter (Cyc-Cyc): <175ps
- IOAPIC Output Jitter (Cyc-Cyc): <500ps
- MREF Output Jitter (Cyc-Cyc): <250ps
- 2V48M Output Jitter (Cyc-Cyc): <250ps
- 3V48M Output Jitter (Cyc-Cyc): <500ps
- CPU CPU: < 175ps
- SDRAM SDRAM < 250ps
- PCI PCI: < 500ps
- IOAPIC IOAPIC: < 250ps
- BUFFER\_IN to SDRAM prop delay: 5.5 to 7.5ns

### **Block Diagram**



9250-32 Rev B 9/7/00

Third party brands and names are the property of their respective owners.

### **Pin Configuration**



### 56-Pin 300mil SSOP

\* These inputs have a 50K pull up to VDD.

### Functionality

FS1	FS0	Power up Latched REF1/CPU2_EN#	CPU0 CPU1, MREF	CPU2	
1	1	1	66MHz	Tristate	
1	1	0	66MHz	66MHz	
1	0	Х	TCLK/2	TCLK/2	
0	1	Х	Reserved	Reserved	
0	0	Х	Tristate	Tristate	

### **Power Groups**

VDD = REF, X1, X2 VDDPCI = PCICLK VDDSDR = SDRAM VDD48 = 3V48M VDDLCPU = CPU VDDLIOAPIC = IOAPIC, 2V48M VDDA = PLL Core

> ICS reserves the right to make changes in the device data identified in this publication without further notice. ICS advises its customers to obtain the latest version of all device data to verify that any information being relied upon by the customer is current and accurate.



### **General Description**

The ICS9250-32 is the single chip clock solution for Desktop designs. It provides all necessary clock signals for such a system.

Spread spectrum may be enabled through  $I^2C$  programming. Spread spectrum typically reduces system EMI by 8dB to 10dB. This simplifies EMI qualification without resorting to board design iterations or costly shielding. The ICS9250-32 employs a proprietary closed loop design, which tightly controls the percentage of spreading over process and temperature variations.

Serial programming I<sup>2</sup>C interface allows changing functions, stop clock programming and frequency selection.

### **Pin Configuration**

PIN NUMBER	PIN NAME	TYPE	DESCRIPTION
1	2V48M	OUT	48MHz output clock 2.5V (DOT) clock
2	3V48M	OUT	48MHz output clock 3.3V (USB) clock
3, 10, 14, 19, 24, 33, 36, 42, 45	VDD	PWR	3.3V Power supply for SDRAM output buffers, PCI output buffers, reference output buffers and 3V48 output
4, 7, 13, 20, 25, 32, 37, 41, 48, 53	GND	PWR	Ground pins
5	X1	IN	Crystal input, nominally 14.318MHz.
6	X2	OUT	Crystal output, nominally 14.318MHz.
8	CPU2_EN#	IN	Disables CPU2 when pulled high (default) Enables CPU2 when pulled Low
	REF0	OUT	14.318 MHz reference clock.
9	REF1	OUT	14.318 MHz reference clock.
22, 21, 18, 17, 16, 15, 12, 11	PCICLK (7:0)	OUT	PCI clock outputs.
23	SCLK	IN	Clock pin of I <sup>2</sup> C circuitry 5V tolerant
26	SDATA	I/O	Data pin for I <sup>2</sup> C circuitry 5V tolerant
27	BUF_IN	IN	Input to fan out buffer for SDRAM
28	FS0	IN	Frequency select pin.
29	FS1	IN	Frequency select pin.
30, 31, 34, 35, 38, 39, 40, 43	SDRAM (7:0)	OUT	SDRAM clock outputs
44	SDRAM_F	OUT	SDRAM clock output free running not affected by I <sup>2</sup> C
46	MREF66	OUT	DRCG reference memory 2.5V 66MHz
49, 52, 56	VDDL	PWR	Power pins for CPUCLKs, and IOAPIC clocks. 2.5V
47, 50, 51	CPUCLK (2:0)	OUT	2.5V CPU clock outputs.
54, 55	IOAPIC (1:0)	OUT	2.5V IOAPIC clock outputs

### **Functionality**

FS1	FS0	Power up Latched REF1/CPU2_EN#	CPU0 CPU1,MREF	CPU2	SDRAM [0:7]	2V48: 3V48	PCI	REF	IOAPIC
1	1	1	66MHz	Tristate	BUF_IN	48MHz	33MHz	14.318MHz	33MHz
1	1	0	66MHz	66MHz	BUF_IN	48MHz	33MHz	14.318MHz	33MHz
1	0	X	TCLK/2	TCLK/2	BUF_IN	TCLK/2	TCLK/4	TCLK	TCLK/4
0	1	X	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
0	0	Х	Tristate	Tristate	Tristate	Tristate	Tristate	Tristate	Tristate

Third party brands and names are the property of their respective owners.



## General I<sup>2</sup>C serial interface information

The information in this section assumes familiarity with  $I^2C$  programming. For more information, contact ICS for an  $I^2C$  programming application note.

## How to Write:

- Controller (host) sends a start bit.
- Controller (host) sends the write address D2 (H)
- ICS clock will *acknowledge*
- Controller (host) sends a dummy command code
- ICS clock will *acknowledge*
- Controller (host) sends a dummy byte count
- ICS clock will *acknowledge*
- Controller (host) starts sending first byte (Byte 0) through byte 5
- ICS clock will *acknowledge* each byte *one at a time*.
- Controller (host) sends a Stop bit

How to Write:					
	write.				
Controller (Host)	ICS (Slave/Receiver)				
Start Bit					
Address					
D2 <sub>(H)</sub>					
	ACK				
Dummy Command Code					
	ACK				
Dummy Byte Count					
	ACK				
Byte 0					
	ACK				
Byte 1					
*	ACK				
Byte 2					
	ACK				
Byte 3					
-	ACK				
Byte 4					
÷	ACK				
Byte 5					
	ACK				
Stop Bit					

### Notes:

- 1. The ICS clock generator is a slave/receiver, I<sup>2</sup>C component. It can read back the data stored in the latches for verification. **Read-Back will support Intel PIIX4 "Block-Read" protocol**.
- 2. The data transfer rate supported by this clock generator is 100K bits/sec or less (standard mode)
- 3. The input is operating at 3.3V logic levels.
- 4. The data byte format is 8 bit bytes.
- 5. To simplify the clock generator I<sup>2</sup>C interface, the protocol is set to use only "**Block-Writes**" from the controller. The bytes must be accessed in sequential order from lowest to highest byte with the ability to stop after any complete byte has been transferred. The Command code and Byte count shown above must be sent, but the data is ignored for those two bytes. The data is loaded until a Stop sequence is issued.
- 6. At power-on, all registers are set to a default condition, as shown.

# Controller (host) will send start bit. Controller (host) sends the read address D3 (H) ICS clock will *acknowledge*

• ICS clock will send the *byte count* 

How to Read:

- Controller (host) acknowledges
- ICS clock sends first byte (Byte 0) through byte 5
- Controller (host) will need to acknowledge each byte
- Controller (host) will send a stop bit

How to Read:				
Controller (Host)	ICS (Slave/Receiver)			
Start Bit				
Address				
D3 <sub>(H)</sub>				
	ACK			
	Byte Count			
ACK				
	Byte 0			
ACK				
	Byte 1			
ACK				
	Byte 2			
ACK				
101/	Byte 3			
ACK	Dute 4			
ACK	Byte 4			
AUK	Butto 5			
ACK	Byte 5			
Stop Bit				



#### Byte 0: Active/Inactive Control Register (1= enable, 0 = disable)

BIT	PIN#	PWD	DESCRIPTION
Bit 7	-	0	Reserved
Bit 6	-	0	Reserved
Bit 5	-	0	Reserved
Bit 4	-	0	Reserved
Bit 3	-	0	Spread Spectrum (0=On/1=Off
Bit 2	1	1	2V48M (DOT)
Bit 1	2	1	3V48M (USB)
Bit 0	-	1	Reserved

## Byte 2: Active/Inactive Control Register (1= enable, 0 = disable)

BIT	PIN#	PWD	DESCRIPTION
Bit 7	22	1	PCICLK7
Bit 6	21	1	PCICLK6
Bit 5	18	1	PCICLK5
Bit 4	17	1	PCICLK4
Bit 3	16	1	PCICLK3
Bit 2	15	1	PCICLK2
Bit 1	12	1	PCICLK1
Bit 0	11	1	PCICLK0

## Byte 4: Active/Inactive Control Register (1= enable, 0 = disable)

BIT	PIN#	PWD	DESCRIPTION
Bit 7	-	0	Reserved
Bit 6	-	0	Reserved
Bit 5	-	0	Reserved
Bit 4	-	0	Reserved
Bit 3	-	0	Reserved
Bit 2	-	0	Reserved
Bit 1	-	0	Reserved
Bit 0	-	0	Reserved

#### Notes:

- 1. Inactive means outputs are held LOW and are disabled from switching.
- 2. Latched Frequency Selects (FS#) will be inverted logic load of the input frequency select pin conditions.

## Byte 1: Active/Inactive Control Register (1= enable, 0 = disable)

BIT	PIN#	PWD	DESCRIPTION
Bit 7	30	1	SDRAM7
Bit 6	31	1	SDRAM6
Bit 5	34	1	SDRAM5
Bit 4	35	1	SDRAM4
Bit 3	38	1	SDRAM3
Bit 2	39	1	SDRAM2
Bit 1	40	1	SDRAM1
Bit 0	43	1	SDRAM0

#### Byte 3: Active/Inactive Control Register (1= enable, 0 = disable)

BIT	PIN#	PWD	DESCRIPTION
Bit 7	-	0	Reserved
Bit 6	-	<>	Reserved
Bit 5	-	<>	Reserved
Bit 4	-	<>	Reserved
Bit 3	-	0	Reserved
Bit 2	-	0	Reserved
Bit 1	-	0	Reserved
Bit 0	-	0	Reserved

Note:

 $\sim$ , with these 3 bits, the registers will store the written values. The read back, however, will be the invert of the written value.



### **Absolute Maximum Ratings**

Supply Voltage	5.5 V
Logic Inputs	GND –0.5 V to $\rm V_{DD}$ +0.5 V
Ambient Operating Temperature	$0^{\circ}$ C to $+70^{\circ}$ C
Case Temperature	115°C
Storage Temperature	$-65^{\circ}C$ to $+150^{\circ}C$

Stresses above those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

### **Electrical Characteristics - Input/Supply/Common Output Parameters**

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input High Voltage	V <sub>IH</sub>		2		V <sub>DD</sub> +0.3	V
Input Low Voltage	V <sub>IL</sub>		V <sub>ss</sub> -0.3		0.8	V
Input High Current	I <sub>IH</sub>	$V_{IN} = V_{DD}$	-5		5	μΑ
Input Low Current	I <sub>IL1</sub>	$V_{IN} = 0$ V; Inputs with no pull-up resistors	-5			
Input Low Current	I <sub>IL2</sub>	$V_{IN} = 0$ V; Inputs with pull-up resistors	-200			μA
Operating Supply	I <sub>DD3.3OP</sub>	$C_L = Max loads; Select @ 66 MHz$		251	280	mA
Current	I <sub>DD2.5OP</sub>	$C_L$ = Max loads;Select @ 66 MHz		27	100	mA
Input Frequency	Fi	$V_{DD} = 3.3 \text{ V}$		14.312		MHz
Input Capacitance	C <sub>IN</sub>	Logic Inputs			5	pF
input Capacitance	C <sub>INX</sub>	X1 & X2 oins	27		45	pF
Transition time <sup>1</sup>	T <sub>trans</sub>	To 1st crossing of target frequency			3	ms
Settling time <sup>1</sup>	T <sub>s</sub>	From 1st crossing to 1% target frequency			3	ms
Clk Stabilization <sup>1</sup>	T <sub>STAB</sub>	From $V_{DD} = 3.3$ V to 1% target frequency			3	ms
Skew <sup>1</sup>	T <sub>CPU-IOAPIC</sub>	CPU & IOAPIC @ 1.25 V	1.5	2.3	3.5	ns
Skew	T <sub>CPU-PCI</sub>	CPU @ 1.25 V, PCI @ 1.5 V	1.5	2.1	3.5	ns

 $T_A = 0$  - 70C; Supply Voltage  $V_{DD} = 3.3 \text{ V} + -5\%$ ,  $V_{DDL} = 2.5 \text{ V} + -5\%$  (unless otherwise stated)

<sup>1</sup>Guaranteed by design, not 100% tested in production.



## **Electrical Characteristics - CPU**

$\mathbf{I}_{A}$ o $\mathbf{I}_{O}$ $\mathbf{O}_{O}$ $\mathbf{I}_{O}$ $\mathbf{I}_{O$	$T_A = 0 - 70C; V_{DDL} = 2.5$	V +/-5%; $C_L = 10-20 \text{ pF}$ (unle	ess otherwise specified)
--	--------------------------------	---	--------------------------

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Impedance <sup>1</sup>	R <sub>DSP2B</sub>	$V_0 = V_{DD}^*(0.5)$	11.5	14	45	Ω
Output Impedance <sup>1</sup>	R <sub>DSN2B</sub>	$V_0 = V_{DD}^{*}(0.5)$	11.5	16	45	Ω
Output High Voltage	V <sub>OH2B</sub>	$I_{OH} = -1 \text{ mA}$	2	2.5		V
Output Low Voltage	V <sub>OL2B</sub>	$I_{OL} = 1 \text{ mA}$		0.011	0.4	V
Output High Current	т	$V_{OH @ MIN} = 1.0 V$		-79	-27	mA
Output High Current	I <sub>OH2B</sub>	V <sub>OH @ MAX</sub> = 2.375 V	-27	-10		IIIA
Output Low Current	I <sub>OL2B</sub>	$V_{OL @ MIN} = 1.2 V$	27	66		mA
Output Low Current	IOL2B	$V_{OL @ MAX} = 0.3 V$		20	30	IIIA
Rise Time <sup>1</sup>	t <sub>r2B</sub>	$V_{OL} = 0.4 \text{ V}, V_{OH} = 2.0 \text{ V}$	0.4	1.1	1.6	ns
Fall Time <sup>1</sup>	t <sub>f2B</sub>	$V_{OH} = 2.0 \text{ V}, V_{OL} = 0.4 \text{ V}$	0.4	1.1	1.6	ns
Duty Cycle <sup>1</sup>	d <sub>t2B</sub>	$V_{\rm T} = 1.25 \ {\rm V}$	45	47	55	%
Skew window <sup>1</sup>	t <sub>sk2B</sub>	$V_{\rm T} = 1.25 \ {\rm V}$		54	175	ps
Jitter, Cycle-to-cycle <sup>1</sup>	t <sub>jcyc-cyc2B</sub>	$V_{\rm T} = 1.25 \ {\rm V}$		140	250	ps

<sup>1</sup>Guaranteed by design, not 100% tested in production.

AC timing of the  $t_{rise} \& t_{fall}$  is controlled by pre-driver circuit which allows lower impedance output to stay in the middle of transition time target.

## **Electrical Characteristics - PCI**

 $T_A = 0 - 70C$ ;  $V_{DD} = 3.3 \text{ V} + -5\%$ ;  $C_L = 10-30 \text{ pF}$  (unless otherwise specified)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Impedance <sup>1</sup>	R <sub>DSP1B</sub>	$V_0 = V_{DD}^*(0.5)$	11	14	55	Ω
Output Impedance <sup>1</sup>	R <sub>DSN1B</sub>	$V_0 = V_{DD}^*(0.5)$	11	13	55	Ω
Output High Voltage	V <sub>OH1</sub>	$I_{OH} = -1 \text{ mA}$	2.4	3.29		V
Output Low Voltage	V <sub>OL1</sub>	$I_{OL} = 1 \text{ mA}$		0.009	0.55	V
Output High Current	I <sub>OH1</sub>	$V_{OH @ MIN} = 1.0 V$		-111	-29	mA
Output High Current	1 <sub>OH1</sub>	V <sub>OH @ MAX</sub> = 3.135 V	-27	-12		IIIA
Output Low Current	I <sub>OL1</sub>	V <sub>OL @ MIN</sub> = 1.95 V	29	96		mA
Output Low Current	IOLI	$V_{OL @ MAX} = 0.4 V$		31	27	IIIA
Rise Time <sup>1</sup>	t <sub>r1</sub>	$V_{OL} = 0.4 \text{ V}, V_{OH} = 2.4 \text{ V}$	0.5	1.2	2	ns
Fall Time <sup>1</sup>	t <sub>f1</sub>	$V_{OH} = 2.4 \text{ V}, V_{OL} = 0.4 \text{ V}$	0.5	1.4	2	ns
Duty Cycle <sup>1</sup>	d <sub>t1</sub>	$V_{\rm T} = 1.5  {\rm V}$	45	51	55	%
Skew window <sup>1</sup>	t <sub>sk1</sub>	$V_{\rm T} = 1.5  {\rm V}$		212	500	ps
Jitter, Cycle-to-cycle <sup>1</sup>	t <sub>jcyc-cyc1</sub>	$V_{\rm T} = 1.5  {\rm V}$		230	500	ps

<sup>1</sup>Guaranteed by design, not 100% tested in production.

AC timing of the  $t_{rise} \& t_{fall}$  is controlled by pre-driver circuit which allows lower impedance output to stay in the middle of transition time target.

#### Third party brands and names are the property of their respective owners.

### **Electrical Characteristics - 2V48M**

 $T_A = 0 - 70C$ ;  $V_{DDL} = 2.5 V + -5\%$ ;  $C_L = 10-20 pF$  (unless otherwise specified)

			MIN	TVD	MAX	INTO
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Impedance <sup>1</sup>	R <sub>DSP5</sub>	$V_{\rm O} = V_{\rm DD}^{*}(0.5)$	9.5		45	Ω
Output Impedance <sup>1</sup>	R <sub>DSN5</sub>	$V_{O} = V_{DD}^{*}(0.5)$	9.5		45	Ω
Output High Voltage	V <sub>OH5</sub>	$I_{OH} = -1 \text{ mA}$	2	2.5		V
Output Low Voltage	V <sub>OL5</sub>	$I_{OL} = 1 \text{ mA}$		0.007	0.4	V
Output High Current	I <sub>OH5</sub>	$V_{OH @ MIN} = 1.0 V$		-93	-27	mA
		V <sub>OH @ MAX</sub> = 2.375 V	-27	-11		IIIA
Output Low Current	Т	$V_{OL @ MIN} = 1.2 V$	27	81		mA
Output Low Current	I <sub>OL5</sub>	$V_{OL @ MAX} = 0.3 V$		27	30	IIIA
Rise Time <sup>1</sup>	t <sub>r5</sub>	$V_{OL} = 0.4 \text{ V}, V_{OH} = 2.0 \text{ V}$	0.4	0.7	1.6	ns
Fall Time <sup>1</sup>	t <sub>f5</sub>	$V_{OH} = 2.0 \text{ V}, V_{OL} = 0.4 \text{ V}$	0.4	0.7	1.6	ns
Duty Cycle <sup>1</sup>	d <sub>t5</sub>	$V_{\rm T} = 1.25  {\rm V}$	45	53	55	%
Jitter, Cycle-to-cycle <sup>1</sup>	t <sub>jcyc-cyc5</sub>	$V_{\rm T} = 1.25 \ {\rm V}$		180	250	ps

<sup>1</sup>Guaranteed by design, not 100% tested in production.

AC timing of the  $t_{rise} \& t_{fall}$  is controlled by pre-driver circuit which allows lower impedance output to stay in the middle of transition time target.

## **Electrical Characteristics - 3V48M**

 $T_A = 0 - 70C$ ;  $V_{DD} = 3.3 \text{ V} + -5\%$ ;  $C_L = 10-15 \text{ pF}$  (unless otherwise specified)

TA 6 766, YDD 515	• 11 8 %, eL	10 15 pr (unless ouler wise specified)				
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Impedance <sup>1</sup>	R <sub>DSP5</sub>	$V_0 = V_{DD}^*(0.5)$	16	24	60	Ω
Output Impedance <sup>1</sup>	R <sub>DSN5</sub>	$V_0 = V_{DD}^*(0.5)$	16		60	Ω
Output High Voltage	V <sub>OH5</sub>	$I_{OH} = -1 \text{ mA}$	2.4	3.3		V
Output Low Voltage	V <sub>OL5</sub>	$I_{OL} = 1 \text{ mA}$		0.014	0.4	V
Output High Current	I <sub>OH5</sub>	$V_{OH @ MIN} = 2.0 V$		-65	-27	mA
Output High Current	1 <sub>OH5</sub>	V <sub>OH @ MAX</sub> = 3.135 V	-23	-8		IIIA
Output Low Current	I <sub>OL5</sub>	$V_{OL @ MIN} = 1.0 V$	29	65		mA
Output Low Current	1 <sub>OL5</sub>	$V_{OL @ MAX} = 0.4 V$		21	27	шд
Rise Time <sup>1</sup>	t <sub>r5</sub>	$V_{OL} = 0.4 \text{ V}, V_{OH} = 2.4 \text{ V}$	0.5	1.2	2	ns
Fall Time <sup>1</sup>	t <sub>f5</sub>	$V_{OH} = 2.4 \text{ V}, V_{OL} = 0.4 \text{ V}$	0.5	1.6	2	ns
Duty Cycle <sup>1</sup>	d <sub>t5</sub>	$V_{\rm T} = 1.5  {\rm V}$	45	54	55	%
Jitter, Cycle-to-cycle <sup>1</sup>	t <sub>jcyc-cyc5</sub>	V <sub>T</sub> = 1.5 V, CPU=66,100,133 MHz		290	500	ps

<sup>1</sup>Guaranteed by design, not 100% tested in production.

AC timing of the  $t_{rise} \& t_{fall}$  is controlled by pre-driver circuit which allows lower impedance output to stay in the middle of transition time target.



## **Electrical Characteristics - SDRAM**

	€ /8, 8 <u>L</u> <b>1</b> 8	50 pr (unless other wise specified)				
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Impedance <sup>1</sup>	R <sub>DSP2A</sub>	$V_0 = V_{DD}^{*}(0.5)$	8.5	10.1	24	Ω
Output Impedance <sup>1</sup>	R <sub>DSN2A</sub>	$V_0 = V_{DD}^*(0.5)$	8.5	12	24	Ω
Output High Voltage	V <sub>OH2A</sub>	$I_{OH} = -1 \text{ mA}$	2.4	3.3		V
Output Low Voltage	V <sub>OL2A</sub>	$I_{OL} = 1 \text{ mA}$		0.006	0.4	V
Output High Current	I <sub>OH2A</sub>	$V_{OH @ MIN} = 2.0 V$		-100	-54	mA
Output High Current	1 <sub>OH2A</sub>	V <sub>OH @ MAX</sub> = 3.135 V	-46	-13		IIIA
Output Low Current	I <sub>OL2A</sub>	$V_{OL @ MIN} = 1.0 V$	53	90		mA
Output Low Current	IOL2A	$V_{OL @ MAX} = 0.4 V$		40	54	IIIA
Rise Time <sup>1</sup>	t <sub>r2A</sub>	$V_{OL} = 0.4 \text{ V}, V_{OH} = 2.4 \text{ V}$	0.4	1	1.6	ns
Fall Time <sup>1</sup>	$t_{f2A}$	$V_{OH} = 2.4 \text{ V}, V_{OL} = 0.4 \text{ V}$	0.4	0.8	1.6	ns
Duty Cycle <sup>1</sup>	d <sub>t2A</sub>	$V_{\rm T} = 1.5  {\rm V}$	45	51	55	%
Skew (ouput to output) <sup>1</sup>	t <sub>sk2A</sub>	$V_{\rm T} = 1.5 \ {\rm V}$		212	250	ps
Skew (Buffer In to output) <sup>1</sup>	t <sub>sk2B</sub>	$V_{\rm T} = 1.5 \ {\rm V}$	5.5	6.5	7.5	ns

 $T_A = 0 - 70C$ ;  $V_{DD} = 3.3 \text{ V} + -5\%$ ;  $C_L = 20-30 \text{ pF}$  (unless otherwise specified)

<sup>1</sup>Guaranteed by design, not 100% tested in production.

AC timing of the  $t_{rise} \& t_{fall}$  is controlled by pre-driver circuit which allows lower impedance output to stay in the middle of transition time target.

### **Electrical Characteristics - REF**

 $T_A = 0 - 70C$ ;  $V_{DD} = 3.3 \text{ V} + -5\%$ ;  $C_L = 10-15 \text{ pF}$  (unless otherwise specified)

		· · ·				
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Impedance <sup>1</sup>	R <sub>DSP5</sub>	$V_0 = V_{DD}^{*}(0.5)$	16	24	60	Ω
Output Impedance <sup>1</sup>	R <sub>DSN5</sub>	$V_0 = V_{DD}^{*}(0.5)$	16	19.2	60	Ω
Output High Voltage	V <sub>OH5</sub>	$I_{OH} = -1 \text{ mA}$	2.4	3.3		V
Output Low Voltage	V <sub>OL5</sub>	$I_{OL} = 1 \text{ mA}$		0.014	0.4	V
Output High Current	I <sub>OH5</sub>	$V_{OH @ MIN} = 2.0 V$		-65	-27	mA
Output High Current	1OH5	V <sub>OH @ MAX</sub> = 3.135 V	-23	-8		
Output Low Current	I <sub>OL5</sub>	$V_{OL @ MIN} = 1.0 V$	29	65		mA
Output Low Current	10L5	$V_{OL @ MAX} = 0.4 V$		21	27	
Rise Time <sup>1</sup>	t <sub>r5</sub>	$V_{OL} = 0.4 \text{ V}, V_{OH} = 2.4 \text{ V}$		1.4	4	ns
Fall Time <sup>1</sup>	t <sub>f5</sub>	$V_{OH} = 2.4 \text{ V}, V_{OL} = 0.4 \text{ V}$		1.4	4	ns
Duty Cycle <sup>1</sup>	d <sub>t5</sub>	$V_{\rm T} = 1.5 \ {\rm V}$	45	54	55	%
Jitter, Cycle-to-cycle <sup>1</sup>	t <sub>jcyc-cyc5</sub>	V <sub>T</sub> = 1.5 V, CPU=66,100,133 MHz		674	1000	ps

<sup>1</sup>Guaranteed by design, not 100% tested in production.

AC timing of the  $t_{rise} \& t_{fall}$  is controlled by pre-driver circuit which allows lower impedance output to stay in the middle of transition time target.



## **Electrical Characteristics - MREF66**

 $T_A = 0 - 70C$ ;  $V_{DDL} = 2.5 V + -5\%$ ;  $C_L = 10-20 pF$  (unless otherwise specified)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Impedance <sup>1</sup>	R <sub>DSP2B</sub>	$V_0 = V_{DD}^*(0.5)$	11.5	14	45	Ω
Output Impedance <sup>1</sup>	R <sub>DSN2B</sub>	$V_0 = V_{DD}^*(0.5)$	11.5	16	45	Ω
Output High Voltage	V <sub>OH2B</sub>	$I_{OH} = -1 \text{ mA}$	2	2.5		V
Output Low Voltage	V <sub>OL2B</sub>	$I_{OL} = 1 \text{ mA}$		0.011	0.4	V
Output High Current	I <sub>OH2B</sub>	$V_{OH @ MIN} = 1.0 V$		-79	-27	mA
Output High Current	<sup>1</sup> OH2B	V <sub>OH @ MAX</sub> = 2.375 V	-27	-10		IIIA
Output Low Current	I <sub>OL2B</sub>	$V_{OL @ MIN} = 1.2 V$	27	66		mA
	IOL2B	$V_{OL @ MAX} = 0.3 V$		20	30	IIIA
Rise Time <sup>1</sup>	t <sub>r2B</sub>	$V_{OL} = 0.4 \text{ V}, V_{OH} = 2.0 \text{ V}$	0.4	1.1	1.6	ns
Fall Time <sup>1</sup>	$t_{f2B}$	$V_{OH} = 2.0 \text{ V}, V_{OL} = 0.4 \text{ V}$	0.4	1.1	1.6	ns
Duty Cycle <sup>1</sup>	d <sub>t2B</sub>	$V_{\rm T} = 1.25 \ {\rm V}$	45	47	55	%
Jitter, Cycle-to-cycle <sup>1</sup>	t <sub>jcyc-cyc2B</sub>	$V_{\rm T} = 1.25 \ {\rm V}$		168	250	ps

<sup>1</sup>Guaranteed by design, not 100% tested in production.

AC timing of the  $t_{rise} \& t_{fall}$  is controlled by pre-driver circuit which allows lower impedance output to stay in the middle of transition time target.

## **Electrical Characteristics - IOAPIC**

 $T_A = 0 - 70C$ ;  $V_{DDL} = 2.5 V + -5\%$ ;  $C_L = 10-20 pF$  (unless otherwise specified)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Impedance	$R_{DSP4B}^{1}$	$V_0 = V_{DD}^{*}(0.5)$	13.5	16	45	Ω
Output Impedance	$R_{DSN4B}^{1}$	$V_0 = V_{DD}^{*}(0.5)$	13.5	19	45	Ω
Output High Voltage	V <sub>OH4B</sub>	$I_{OH} = -1 \text{ mA}$	2	2.5		V
Output Low Voltage	V <sub>OL4B</sub>	$I_{OL} = 1 \text{ mA}$		0.013	0.4	V
Output High Current	I <sub>OH4B</sub>	$V_{OH @ MIN} = 1.0 V$		-68	-27	mA
Output High Current	<sup>1</sup> OH4B	V <sub>OH @ MAX</sub> = 2.375 V	-27	-9		
Output Low Current	I <sub>OL4B</sub>	$V_{OL @ MIN} = 1.2 V$	27	54		mA
Output Low Current	+OL4B	$V_{OL @ MAX} = 0.3 V$		20	30	1112 \$
Rise Time <sup>1</sup>	$t_{r4B}$	$V_{OL} = 0.4 \text{ V}, V_{OH} = 2.0 \text{ V}$	0.4	1.2	1.6	ns
Fall Time <sup>1</sup>	$t_{\rm f4B}$	$V_{OH} = 2.0 \text{ V}, V_{OL} = 0.4 \text{ V}, \text{IOIAPIC=PCI/2}$	0.4	0.95	1.6	ns
Duty Cycle <sup>1</sup>	$d_{t4B}$	$V_{\rm T} = 1.25  {\rm V}$	45	48	55	%
Skew window <sup>1</sup>	t <sub>sk1</sub>	$V_{\rm T} = 1.5  {\rm V}$		18	250	ps
Jitter, Cycle-to-cycle <sup>1</sup>	t <sub>jcyc-cyc4B</sub>	$V_{\rm T} = 1.25 \ {\rm V}$		93	500	ps

<sup>1</sup>Guaranteed by design, not 100% tested in production.



### Shared Pin Operation -Input/Output Pins

The I/O pins designated by (input/output) on the ICS9250-32 serve as dual signal functions to the device. During initial power-up, they act as input pins. The logic level (voltage) that is present on these pins at this time is read and stored into a 5-bit internal data latch. At the end of Power-On reset, (see AC characteristics for timing values), the device changes the mode of operations for these pins to an output function. In this mode the pins produce the specified buffered clocks to external loads.

To program (load) the internal configuration register for these pins, a resistor is connected to either the VDD (logic 1) power supply or the GND (logic 0) voltage potential. A 10 Kilohm (10K) resistor is used to provide both the solid CMOS programming voltage needed during the power-up programming period and to provide an insignificant load on the output clock during the subsequent operating period. Figure 1 shows a means of implementing this function when a switch or 2 pin header is used. With no jumper is installed the pin will be pulled high. With the jumper in place the pin will be pulled low. If programmability is not necessary, than only a single resistor is necessary. The programming resistors should be located close to the series termination resistor to minimize the current loop area. It is more important to locate the series termination resistor close to the driver than the programming resistor.



Fig. 1





300 mil SSOP

SYMBOL	In Millin		In Inches		
	COMMON D	IMENSIONS	COMMON DIMENSIONS		
	MIN	MAX	MIN	MAX	
Α	2.413	2.794	.095	.110	
A1	0.203	0.406	.008	.016	
b	0.203	0.343	.008	.0135	
с	0.127	0.254	.005	.010	
D	SEE VARIATIONS		SEE V A RIA TIONS		
E	10.033	10.668	.395	.420	
E1	7.391	7.595	.291	.299	
е	0.635 BASIC		0.025	BASIC	
h	0.381	0.635	.015	.025	
L	0.508	1.016	.020	.040	
Ν	SEE VARIATIONS		SEE VARIATIONS		
α	0°	8°	0°	8°	

VARIATIONS

N	D mm.		D (ir	nch)
IN	MIN	MAX	MIN	MAX
28	9.398	9.652	.370	.380
34	11.303	11.557	.445	.455
48	15.748	16.002	.620	.630
56	18.288	18.542	.720	.730
64	20.828	21.082	.820	.830
			JEDECMO-118	6/1/00

DOC# 10-0034

REVB

## **Ordering Information**

