
The ICS332 is a low cost frequency generator that is factory programmable. Using Phase-Locked-Loop (PLL) techniques, the device uses a standard fundamental mode, inexpensive crystal or clock input to produce two output clocks.


The chip has one select input that allows the selection of one of two different frequencies stored in memory.


The device also has an power down feature that tri states the clock outputs and turns off the PLL when the PDTS pin is taken low.

This data sheet is to be used with the one-page programming information for the complete specification on the device.

Features








ICS332

- Input clock frequency from 3 to 50 MHz
- Two output clocks
- Spread spectrum capability
- Output clock frequencies up to 200 MHz
- Duty cycle of 45/55
- 3.3 V operating voltage (consult ICS for 5V)
- Advanced, low power CMOS process
- For one output clock (lowest jitter), use the ICS331. For three output clocks, see the ICS333. For more than three outputs, use the ICS355.

Block Diagram





ADVANCE INFORMATION

QTClock™ Dual Output Clock

Pin Assignment

X1/ICLK	1	8	□ X2
VDD □	2	7	□ P DTS
GND □	3	6	□ SEL
CLK1 □	4	5	CLK2

Output Select Table

SEL	CLK1 (MHz)	CLK2 (MHz)	Spread Amount
0	TBD	TBD	TBD
1	TBD	TBD	TBD

The select pin can also be defined as a power down or tri state for a single clock.

Pin Descriptions

Number	Name	Type	Description	
1	X1/ICLK	XI	Crystal connection. Connect to an 5 to 27 MHz fundamental crystal or clock input.	
2	VDD	P	Connect to +3.3 V.	
3	GND	P	Connect to ground.	
4	CLK1	О	Clock 1 output. Can be same frequency as crystal, or a divide from the PLL.	
5	CLK2	О	CMOS level clock output. Weak internal pull-down when tri state.	
6	SEL	I	Select pin for frequency selection on CLK and REF. Internal pull-up.	
7	PDTS	I	Powers down entire chip, tri states CLK output, when low. Internal pull-up.	
8	X2	XO	Crystal connection. Connect to an 5 to 27 MHz fundamental crystal. Float for clock.	

Key: XI/XO = Crystal Connections, I = Input, O = output, P = power supply connection

External Components / Crystal Selection

The ICS332 requires a $0.01\mu F$ decoupling capacitor to be connected between VDD and GND. It must be connected close to the ICS332 to minimize lead inductance. No external power supply filtering is required for this device. A 33 terminating resistor can be used next to each output pin. A parallel resonant, fundamental mode crystal should be used. Crystal capacitors should be connected from each of the pins X1 and X2 to Ground as shown in the Block Diagram on page 1. The value (in pF) of these crystal caps should be = (CL-6)*2, where CL is the crystal load capacitance in pF. These external capacitors are required for all applications.



ADVANCE INFORMATION

QTClock™ Dual Output Clock

Electrical Specifications

Parameter	Conditions	Minimum	Typical	Maximum	Units	
ABSOLUTE MAXIMUM RATINGS (Note 1)						
Supply Voltage, VDD	Referenced to GND			7	V	
Inputs	Referenced to GND	-0.5		VDD+0.5	V	
Clock Outputs	Referenced to GND	-0.5		VDD+0.5	V	
Ambient Operating Temperature		0		70	°C	
Soldering Temperature	Max of 10 seconds			260	°C	
Storage temperature		-65		150	°C	
DC CHARACTERISTICS (VDD = 3.3V unless	otherwise noted)					
Operating Voltage, VDD		3.13		3.47	V	
Input High Voltage, VIH	PDTS, SEL	2			V	
Input Low Voltage, VIL	PDTS, SEL			0.4	V	
Input High Voltage, VIH	ICLK	(VDD/2)+1			V	
Input Low Voltage, VIL	ICLK			(VDD/2)-1	V	
Output High Voltage, VOH, CMOS high	IOH=-8mA	VDD-0.4			V	
Output High Voltage, VOH	IOH=-12mA	2.4			V	
Output Low Voltage, VOL	IOL=12mA			0.4	V	
IDD Operating Supply Current	No Load		TBD		mA	
Short Circuit Current	Outputs		±70		mA	
On-Chip Pull-up Resistor	Input pins		270		k	
Input Capacitance	Input pins		7		pF	
AC CHARACTERISTICS (VDD = 3.3V unless	otherwise noted)					
Input Frequency, crystal input		5		27	MHz	
Input Frequency, clock input		3		50	MHz	
Output Frequency		TBD		200	MHz	
Output Frequency Synthesis Error				0	ppm	
Output Clock Rise Time	0.8 to 2.0V		1		ns	
Output Clock Fall Time	2.0 to 0.8V		1		ns	
Output Clock Duty Cycle	at VDD/2	45	49 to 51	55	%	
Output Enable Time, PDTS high to output on				TBD	μs	
Output Disable Time, PDTS low to tri state				TBD	μs	
Absolute Clock Period Jitter	Deviation from mean		TBD		ps	
One Sigma Clock Period Jitter			TBD		ps	

Notes:

2. Typical values are at 25°C.


^{1.} Stresses beyond those listed under Absolute Maximum Ratings could cause permanent damage to the device. Prolonged exposure to levels above the operating limits but below the Absolute Maximums may affect device reliability.

ADVANCE INFORMATION

QTClock™ Dual Output Clock

Package Outline and Package Dimensions

(For current dimensional specifications, see JEDEC Publication No. 95.)



Ordering Information

Part/Order Number	Marking	Package	Temperature
ICS332M-xx	ICS332M	8 pin SOIC	0 to 70 °C
ICS332M-xxT	ICS332M	8 pin SOIC on tape and reel	0 to 70 °C

The -xx indicates a two-character programming code, which must be specified when ordering parts.

While the information presented herein has been checked for both accuracy and reliability, ICS assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.

MDS 332 4 Revision 111000