

# IC62LV256

## Document Title

32K x 8 Low Power SRAM with 3.3V

## Revision History

<u>Revision No</u>	<u>History</u>	<u>Draft Date</u>	<u>Remark</u>
0A	Initial Draft	October 5,2001	

---

The attached datasheets are provided by ICSI. Integrated Circuit Solution Inc reserve the right to change the specifications and products. ICSI will answer to your questions about device. If you have any questions, please contact the ICSI offices.

# 32K x 8 LOW VOLTAGE STATIC RAM

## FEATURES

- Access time: 45, 70, 100 ns
- Low active power: 70 mW
- Low standby power
  - 60  $\mu$ W CMOS standby
- Fully static operation: no clock or refresh required
- TTL compatible inputs and outputs
- Single 3.3V power supply

## DESCRIPTION


The *ICSI* IC62LV256 is a low power, 32,768-word by 8-bit static RAM. It is fabricated using *ICSI*'s high-performance CMOS double-metal technology.

When  $\overline{CE}$  is HIGH (deselected), the device assumes a standby mode at which the power dissipation is reduced to 20  $\mu$ W (typical) with CMOS input levels.


Easy memory expansion is provided by using an active LOW Chip Enable (CE) input and an active LOW Output Enable (OE) input. The active LOW Write Enable ( $\overline{WE}$ ) controls both writing and reading of the memory.

The IC62LV256 is pin compatible with other 32K x 8 SRAMs in 300mil DIP and SOJ, 330mil SOP, and 8\*13.4mm TSOP-1 packages.


## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATION 28-Pin DIP, SOJ and SOP



## PIN CONFIGURATION 8x13.4mm TSOP-1



## PIN DESCRIPTIONS

A0-A14	Address Inputs
CE	Chip Enable Input
OE	Output Enable Input
WE	Write Enable Input
I/O0-I/O7	Input/Output
Vcc	Power
GND	Ground

## TRUTH TABLE

Mode	WE	CE	OE	I/O Operation	Vcc Current
Not Selected (Power-down)	X	H	X	High-Z	lSB1, lSB2
Output Disabled	H	L	H	High-Z	lcc1, lcc2
Read	H	L	L	DOUT	lcc1, lcc2
Write	L	L	X	DIN	lcc1, lcc2

## ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Parameter	Value	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
TBIAS	Temperature Under Bias	-55 to +125	°C
TSTG	Storage Temperature	-65 to +150	°C
PT	Power Dissipation	0.5	W
IOUT	DC Output Current (LOW)	20	mA

### Notes:

1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## OPERATING RANGE

Range	Ambient Temperature	Vcc
Commercial	0°C to +70°C	3.3V ± 5%
Industrial	-40°C to +85°C	3.3V ± 5%

## DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = -1.0 mA	2.4	—	V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 2.1 mA	—	0.4	V
V <sub>IH</sub>	Input HIGH Voltage		2.2	V <sub>CC</sub> + 0.3	V
V <sub>IL</sub>	Input LOW Voltage <sup>(1)</sup>		-0.3	0.8	V
I <sub>LI</sub>	Input Leakage	GND ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	Com. Ind.	-2 -5	2 5
I <sub>LO</sub>	Output Leakage	GND ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> , Outputs Disabled	Com. Ind.	-2 -5	2 5

### Notes:

1. V<sub>IL</sub> = -3.0V for pulse width less than 10 ns.
2. Not more than one output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.

## POWER SUPPLY CHARACTERISTICS<sup>(1)</sup> (Over Operating Range)

Symbol	Parameter	Test Conditions	-45 ns		-70 ns		-100 ns		Unit	
			Min.	Max.	Min.	Max.	Min.	Max.		
I <sub>CC1</sub>	V <sub>CC</sub> Operating Supply Current	V <sub>CC</sub> = Max., $\overline{CE} = V_{IL}$ I <sub>OUT</sub> = 0 mA, f = 0	Com. Ind.	— —	20 30	— —	20 30	— —	20 30	mA
I <sub>CC2</sub>	V <sub>CC</sub> Dynamic Operating Supply Current	V <sub>CC</sub> = Max., $\overline{CE} = V_{IL}$ I <sub>OUT</sub> = 0 mA, f = f <sub>MAX</sub>	Com. Ind.	— —	35 45	— —	30 40	— —	30 40	mA
I <sub>SB1</sub>	TTL Standby Current (TTL Inputs)	V <sub>CC</sub> = Max., $\overline{V_{IN}} = V_{IH}$ or $V_{IL}$ $\overline{CE} \geq V_{IH}$ , f = 0	Com. Ind.	— —	2 5	— —	2 5	— —	2 5	mA
I <sub>SB2</sub>	CMOS Standby Current (CMOS Inputs)	V <sub>CC</sub> = Max., $\overline{CE} \geq V_{CC} - 0.2V$ , $V_{IN} \geq V_{CC} - 0.2V$ , or $V_{IN} \leq 0.2V$ , f = 0	Com. Ind.	— —	90 200	— —	90 200	— —	90 200	μA

### Notes:

1. At f = f<sub>MAX</sub>, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.

## CAPACITANCE<sup>(1,2)</sup>

Symbol	Parameter	Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V	6	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V	5	pF

### Notes:

1. Tested initially and after any design or process changes that may affect these parameters.
2. Test conditions: T<sub>A</sub> = 25°C, f = 1 MHz, V<sub>CC</sub> = 3.3V.

**READ CYCLE SWITCHING CHARACTERISTICS<sup>(1)</sup> (Over Operating Range)**



Symbol	Parameter	-45 ns		-70 ns		-100 ns		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>RC</sub>	Read Cycle Time	45	—	70	—	100	—	ns
t <sub>AA</sub>	Address Access Time	—	45	—	70	—	100	ns
t <sub>OHA</sub>	Output Hold Time	2	—	2	—	2	—	ns
t <sub>ACE</sub>	$\overline{CE}$ Access Time	—	45	—	70	—	100	ns
t <sub>DOE</sub>	$\overline{OE}$ Access Time	—	25	—	35	—	50	ns
t <sub>LZOE</sub> <sup>(2)</sup>	$\overline{OE}$ to Low-Z Output	0	—	0	—	0	—	ns
t <sub>HZOE</sub> <sup>(2)</sup>	$\overline{OE}$ to High-Z Output	0	20	0	25	0	25	ns
t <sub>LZCE</sub> <sup>(2)</sup>	$\overline{CE}$ to Low-Z Output	3	—	3	—	3	—	ns
t <sub>HZCE</sub> <sup>(2)</sup>	$\overline{CE}$ to High-Z Output	0	20	0	25	0	25	ns
t <sub>PU</sub> <sup>(3)</sup>	$\overline{CE}$ to Power-Up	0	—	0	—	0	—	ns
t <sub>PD</sub> <sup>(3)</sup>	$\overline{CE}$ to Power-Down	—	30	—	50	—	50	ns

**Notes:**



- Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1a.
- Tested with the load in Figure 1b. Transition is measured  $\pm 500$  mV from steady-state voltage. Not 100% tested.
- Not 100% tested.

**AC TEST CONDITIONS**

Parameter	Unit
Input Pulse Level	0V to 3.0V
Input Rise and Fall Times	5 ns
Input and Output Timing and Reference Levels	1.5V
Output Load	See Figures 1a and 1b

**AC TEST LOADS**
**Figure 1a.****Figure 1b.**

## AC WAVEFORMS

READ CYCLE NO. 1<sup>(1,2)</sup>READ CYCLE NO. 2<sup>(1,3)</sup>

## Notes:

1. WE is HIGH for a Read Cycle.
2. The device is continuously selected.  $\overline{OE}$ ,  $\overline{CE} = V_{IL}$ .
3. Address is valid prior to or coincident with CE LOW transitions.


WRITE CYCLE SWITCHING CHARACTERISTICS<sup>(1,2,3)</sup> (Over Operating Range)


Symbol	Parameter	-45 ns		-70 ns		-100 ns		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>WC</sub>	Write Cycle Time	45	—	70	—	100	—	ns
t <sub>SCE</sub>	$\overline{\text{CE}}$ to Write End	35	—	60	—	80	—	ns
t <sub>AW</sub>	Address Setup Time to Write End	25	—	60	—	80	—	ns
t <sub>HA</sub>	Address Hold from Write End	0	—	0	—	0	—	ns
t <sub>SA</sub>	Address Setup Time	0	—	0	—	0	—	ns
t <sub>PWE</sub> <sup>(4)</sup>	$\overline{\text{WE}}$ Pulse Width	25	—	55	—	60	—	ns
t <sub>SD</sub>	Data Setup to Write End	20	—	30	—	35	—	ns
t <sub>HD</sub>	Data Hold from Write End	0	—	0	—	0	—	ns

**Notes:**

- Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1a.
- Tested with the load in Figure 1b. Transition is measured  $\pm 500$  mV from steady-state voltage. Not 100% tested.
- The internal write time is defined by the overlap of  $\overline{\text{CE}}$  LOW and  $\overline{\text{WE}}$  LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write.
- Tested with  $\overline{\text{OE}}$  HIGH.

## AC WAVEFORMS

WRITE CYCLE NO. 1 ( $\overline{\text{WE}}$  Controlled)<sup>(1,2)</sup>

WRITE CYCLE NO. 2 ( $\overline{\text{CE}}$  Controlled)<sup>(1,2)</sup>**Notes:**

1. The internal write time is defined by the overlap of  $\overline{\text{CE}}$  LOW and  $\overline{\text{WE}}$  LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write.
2. I/O will assume the High-Z state if  $\overline{\text{OE}} \geq V_{IH}$ .

## ORDERING INFORMATION

**Commercial Range: 0°C to +70°C**

Speed (ns)	Order Part No.	Package
45	IC62LV256-45N	300mil DIP
45	IC62LV256-45J	300mil SOJ
45	IC62LV256-45T	8*13.4mm TSOP-1
45	IC62LV256-45U	330mil SOP
70	IC62LV256-70N	300mil DIP
70	IC62LV256-70J	300mil SOJ
70	IC62LV256-70T	8*13.4mm TSOP-1
70	IC62LV256-70U	330mil SOP
100	IC62LV256-100N	300mil DIP
100	IC62LV256-100J	300mil SOJ
100	IC62LV256-100T	8*13.4mm TSOP-1
100	IC62LV256-100U	330mil SOP

## ORDERING INFORMATION

**Industrial Range: -40°C to +85°C**

Speed (ns)	Order Part No.	Package
45	IC62LV256-45JI	300mil SOJ
45	IC62LV256-45TI	8*13.4mm TSOP-1
45	IC62LV256-45UI	330mil SOP
70	IC62LV256-70JI	300mil SOJ
70	IC62LV256-70TI	8*13.4mm TSOP-1
70	IC62LV256-70UI	330mil SOP
100	IC62LV256-100JI	300mil SOJ
100	IC62LV256-100TI	8*13.4mm TSOP-1
100	IC62LV256-100UI	330mil SOP



**Integrated Circuit Solution Inc.**

HEADQUARTER:

NO.2, TECHNOLOGY RD. V, SCIENCE-BASED INDUSTRIAL PARK,  
HSIN-CHU, TAIWAN, R.O.C.

TEL: 886-3-5780333

Fax: 886-3-5783000

BRANCH OFFICE:

7F, NO. 106, SEC. 1, HSIN-TAI 5<sup>TH</sup> ROAD,  
HSICHIAH TAIPEI COUNTY, TAIWAN, R.O.C.

TEL: 886-2-26962140

FAX: 886-2-26962252

<http://www.icsi.com.tw>