

Document Title

4Mx4 bit Dynamic RAM with EDO Page Mode

Revision History

Revision No **History** Draft Date Remark

0A Initial Draft September 4,2001

The attached datasheets are provided by ICSI. Integrated Circuit Solution Inc reserve the right to change the specifications and products. ICSI will answer to your questions about device. If you have any questions, please contact the ICSI offices.



4M x 4 (16-MBIT) DYNAMIC RAM WITH EDO PAGE MODE

FEATURES

- Extended Data-Out (EDO) Page Mode access cycle
- · TTL compatible inputs and outputs
- · Refresh Interval:
 - -- 2,048 cycles/32 ms
- Refresh Mode: RAS-Only, CAS-before-RAS (CBR), and Hidden
- JEDEC standard pinout
- Single power supply:
 5V ± 10% or 3.3V ± 10%
- Self Refresh 2048 cycles for S version
- Low power for L version.

DESCRIPTION

The *ICSI* 44002 Series is a 4,194,304 x 4-bit high-performance CMOS Dynamic Random Access Memory. These devices offer an accelerated cycle access called EDO Page Mode. EDO Page Mode allows 2,048 random accesses within a single row with access cycle time as short as 20 ns per 4-bit word.

These features make the 44002 Series ideally suited for high-bandwidth graphics, digital signal processing, high-performance computing systems, and peripheral applications.

The 44002 Series is packaged in a 24-pin 300mil SOJ and a 24 pin TSOP-2


PRODUCT SERIES OVERVIEW

Part No.	Refresh	Voltage
IS41C44002A	2K	5V ± 10%
IS41C44002AS(L)	2K	5V ± 10%
IS41LV44002A	2K	3.3V ± 10%
IS41LV44002AS(L)	2K	3.3V ± 10%

KEY TIMING PARAMETERS

Parameter	-50	-60	Unit
RAS Access Time (trac)	50	60	ns
CAS Access Time (tcac)	13	15	ns
Column Address Access Time (taa)	25	30	ns
EDO Page Mode Cycle Time (tpc)	20	25	ns
Read/Write Cycle Time (trc)	84	104	ns

PIN CONFIGURATION 24 Pin SOJ, TSOP-2




PIN DESCRIPTIONS

A0-A10	Address Inputs (2K Refresh)
I/O0-3	Data Inputs/Outputs
WE	Write Enable
ŌĒ	Output Enable
RAS	Row Address Strobe
CAS	Column Address Strobe
Vcc	Power
GND	Ground
NC	No Connection

ICSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any errors which may appear in this publication. © Copyright 2000, Integrated Circuit Solution Inc.



FUNCTIONAL BLOCK DIAGRAM



TRUTH TABLE

Function		RAS	CAS	WE	ŌĒ	Address tr/tc	I/O
Standby		Н	Н	Χ	Χ	Χ	High-Z
Read		L	L	Н	L	ROW/COL	Dout
Write: Word (Early Write	e)	L	L	L	Χ	ROW/COL	Din
Read-Write		L	L	H→L	L→H	ROW/COL	Dout, Din
EDO Page-Mode Read	1st Cycle:	L	H→L	Н	L	ROW/COL	Dout
	2nd Cycle:	L	$H{ ightarrow} L$	Н	L	NA/COL	Dout
EDO Page-Mode Write	1st Cycle:	L	$H{ ightarrow} L$	L	Χ	ROW/COL	DIN
	2nd Cycle:	L	H→L	L	Χ	NA/COL	Din
EDO Page-Mode	1st Cycle:	L	$H{ ightarrow} L$	$H{ ightarrow} L$	$L{\rightarrow}H$	ROW/COL	DOUT, DIN
Read-Write	2nd Cycle:	L	$H{ ightarrow} L$	$H{ ightarrow} L$	$L{\rightarrow}H$	NA/COL	DOUT, DIN
Hidden Refresh	Read	$L{\rightarrow}H{\rightarrow}L$	L	Н	L	ROW/COL	Dout
	Write ⁽¹⁾	$L{\rightarrow}H{\rightarrow}L$	L	L	Χ	ROW/COL	DIN
RAS-Only Refresh		L	Н	Χ	Χ	ROW/NA	High-Z
CBR Refresh		$H{ ightarrow} L$	L	Н	Χ	Χ	High-Z

Note:

1. EARLY WRITE only.



Functional Description

The IC41C44002A and IC41LV44002A are CMOS DRAMs optimized for high-speed bandwidth, low power applications. During READ or WRITE cycles, each bit is uniquely addressed through the 11 address bits. These are entered 11 bits (A0-A10) at a time for the 2K refresh device . The row address is latched by the Row Address Strobe (RAS). The column address is latched by the Column Address Strobe (CAS). RAS is used to latch the first 11 bits and CAS is used to latch the latter 11 bits.

Memory Cycle

A memory cycle is initiated by <u>bring RAS LOW</u> and it is terminated by returning both RAS and CAS HIGH. To ensures proper device operation and data integrity any memory cycle, once initiated, must not be ended or aborted before the minimum tras time has expired. A new cycle must not be initiated until the minimum precharge time trp, tcp has elapsed.

Read Cycle

A read cycle is initiated by the falling edge of $\overline{\text{CAS}}$ or $\overline{\text{OE}}$, whichever occurs last, while holding WE HIGH. The column address must be held for a minimum time specified by tar. Data Out becomes valid only when trac, tar, tar, tar and toe are all satisfied. As a result, the access time is dependent on the timing relationships between these parameters.

Write Cycle

A write cycle is initiated by the falling edge of $\overline{\text{CAS}}$ and $\overline{\text{WE}}$, whichever occurs last. The input data must be valid at or before the falling edge of $\overline{\text{CAS}}$ or $\overline{\text{WE}}$, whichever occurs last.

Refresh Cycle

To retain data, 2,048 refresh cycles are required in each 32 ms period. There are two ways to refresh the memory:

- By clocking each of the 2,048 row addresses (A0 through A10) with RAS at least once every 32 ms. Any read, write, read-modify-write or RAS-only cycle refreshes the addressed row.
- Using a CAS-before-RAS refresh cycle. CAS-before-RAS refresh is activated by the falling edge of RAS, while holding CAS LOW. In CAS-before-RAS refresh cycle, an internal 11-bit counter provides the row addresses and the external address inputs are ignored.

CAS-before-RAS is a refresh-only mode and no data access or device selection is allowed. Thus, the output remains in the High-Z state during the cycle.

Self Refresh Cycle(1)

The Self Refresh allows the user a dynamic refresh, data retention mode at the extended refresh period of 64 ms. i. e., 32 μ s per row when using distributed CBR refreshes. The feature also allows the user the choice of a fully static, low power data retention mode. The optional Self Refresh feature is initiated by performing a CBR Refresh cycle and holding RAS LOW for the specified trass.

The Self Refresh mode is terminated by driving RAS HIGH for a minimum time of trps. This delay allows for the completion of any internal refresh cycles that may be in process at the time of the RAS LOW-to-HIGH transition. If the DRAM controller uses a distributed refresh sequence, a burst refresh is not required upon exiting Self Refresh.

However, if the DRAM controller utilizes a RAS-only or burst refresh sequence, all 2048 rows must be refreshed within the average internal refresh rate, prior to the resumption of normal operation.

Power-On

After application of the Vcc supply, an initial pause of 200 µs is required followed by a minimum of eight initialization cycles (any combination of cycles containing a RAS signal).

During power-on, it is recommended that RAS track with Vcc or be held at a valid VIH to avoid current surges.

Note:

1.Self Refresh is for S version only.



ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Parameters		Rating	Unit
VT	Voltage on Any Pin Relative to GND	5V	-1.0 to +7.0	V
		3.3V	-0.5 to +4.6	
Vcc	Supply Voltage	5V	-1.0 to +7.0	V
		3.3V	-0.5 to +4.6	
Іоит	Output Current		50	mA
Po	Power Dissipation		1	W
TA	Commercial Operation Temperature		0 to +70	°C
Тѕтс	Storage Temperature		-55 to +125	°C

Note:

RECOMMENDED OPERATING CONDITIONS (Voltages are referenced to GND.)

Symbol	Parameter		Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	5V	4.5	5.0	5.5	V
		3.3V	3.0	3.3	3.6	
VIH	Input High Voltage	5V	2.4	_	Vcc + 1.0	V
		3.3V	2.0	_	Vcc + 0.3	
VIL	Input Low Voltage	5V	-1.0	_	0.8	V
		3.3V	-0.3	_	0.8	
Та	Commercial Ambient Temperature		0	_	70	°C

CAPACITANCE(1,2)

Symbol	Parameter	Max.	Unit
CIN1	Input Capacitance: A0-A10(A11)	5	pF
CIN2	Input Capacitance: RAS, CAS, WE, OE	7	pF
Сю	Data Input/Output Capacitance: I/O0-I/O3	7	pF

- 1. Tested initially and after any design or process changes that may affect these parameters.
- 2. Test conditions: T_A = 25°C, f = 1 MHz.

^{1.} Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



ELECTRICAL CHARACTERISTICS(1)

(Recommended Operating Conditions unless otherwise noted.)

Symbol	Parameter	Test Condition	Speed	Min.	Max.	Unit
lı∟	Input Leakage Current	Any input $0V \le V_{IN} \le V_{CC}$ Other inputs not under test = $0V$		– 5	5	μΑ
lio	Output Leakage Current	Output is disabled (Hi-Z) 0V ≤ Vouт ≤ Vcc		– 5	5	μΑ
Vон	Output High Voltage Level	IOH = -5.0 mA with $Vcc=5VIOH = -2.0$ mA with $Vcc=3.3V$		2.4	-	V
Vol	Output Low Voltage Level	IoL = 4.2 mA with Vcc=5V IoL = 2 mA with Vcc=3.3V		_	0.4	V
lcc1	Standby Current: TTL	$\overline{RAS}, \overline{CAS} \geq Vih$	5V 3.3V	_ _	2 2	mA
lcc2	Standby Current: CMOS	$\overline{\text{RAS}}, \overline{\text{CAS}} \ge \text{Vcc} - 0.2\text{V}$	5V 3.3V	_ _	1 0.5	mA
lcc3	Operating Current: Random Read/Write ^(2,3,4) Average Power Supply Current	RAS, CAS, Address Cycling, trc = trc (min.)	-50 -60		120 110	mA
Icc4	Operating Current: EDO Page Mode ^(2,3,4) Average Power Supply Current	$\overline{RAS} = V_{IL}, \overline{CAS},$ Cycling tpc = tpc (min.)	-50 -60		90 80	mA
Icc5	Refresh Current: CBR ^(2,3,5) Average Power Supply Current	RAS, CAS Cycling trc = trc (min.)	-50 -60	_	120 110	mA
Iccs	Self Refresh current ⁽⁶⁾	Self Refresh Mode	5V,nromal ver		500 350	μΑ
			3.3V, normal vo 3.3, L version		450 350	

^{1.} An initial pause of 200 µs is required after power-up followed by eight \overline{RAS} refresh cycles (\overline{RAS} -Only or CBR) before proper device operation is assured. The eight \overline{RAS} cycles wake-up should be repeated any time the tree refresh requirement is exceeded.

^{2.} Dependent on cycle rates.

^{3.} Specified values are obtained with minimum cycle time and the output open.

^{4.} Column-address is changed once each EDO page cycle.

^{5.} Enables on-chip refresh and address counters.

^{6.} Iccs is for S version only.



AC CHARACTERISTICS(1,2,3,4,5,6)

(Recommended Operating Conditions unless otherwise noted.)

			-50		-60	
Symbol	Parameter	Min.	Max.	Min.	Max.	Units
trc	Random READ or WRITE Cycle Time	84	_	104	_	ns
trac	Access Time from RAS(6, 7)	_	50	_	60	ns
tcac	Access Time from CAS(6, 8, 15)	_	14	_	15	ns
t AA	Access Time from Column-Address ⁽⁶⁾	_	25	_	30	ns
tras	RAS Pulse Width	50	10K	60	10K	ns
trp	RAS Precharge Time	30	_	40	_	ns
tcas	CAS Pulse Width(23)	8	10K	10	10K	ns
tcp	CAS Precharge Time ⁽⁹⁾	10	_	10	_	ns
tcsH	CAS Hold Time (21)	38	_	40	_	ns
trcd	RAS to CAS Delay Time(10, 20)	12	37	14	45	ns
tasr	Row-Address Setup Time	0	_	0	_	ns
t RAH	Row-Address Hold Time	8	_	10	_	ns
tasc	Column-Address Setup Time(20)	0	_	0	_	ns
t CAH	Column-Address Hold Time(20)	8	_	10	_	ns
trad	RAS to Column-Address Delay Time(11)	10	25	12	30	ns
t RAL	Column-Address to RAS Lead Time	25	_	30	_	ns
trsh	RAS Hold Time	8	_	10	_	ns
trhcp	RAS Hold Time from CAS Precharge	30	_	35	_	ns
tclz	CAS to Output in Low-Z ^(15, 24)	0	_	0	_	ns
tcrp	CAS to RAS Precharge Time(21)	5	_	5	_	ns
top	Output Disable Time(19, 24)	0	15	0	15	ns
toe	Output Enable Time(15, 16)	_	12	_	15	ns
toed	Output Enable Data Delay (Write)	20	_	20	_	ns
toehc	OE HIGH Hold Time from CAS HIGH	5	_	5	_	ns
toep	OE HIGH Pulse Width	10	_	10	_	ns
trcs	Read Command Setup Time(17, 20)	0	_	0	_	ns
trrh	Read Command Hold Time (referenced to RAS) ⁽¹²⁾	0	_	0	_	ns
trch	Read Command Hold Time (referenced to CAS)(12, 17, 21)	0	_	0	_	ns
twch	Write Command Hold Time(17)	8	_	10	_	ns
twp	Write Command Pulse Width ⁽¹⁷⁾	8	_	10	_	ns
twpz	WE Pulse Widths to Disable Outputs	10	_	10	_	ns
trwl	Write Command to RAS Lead Time(17)	13	_	15	_	ns
tcwL	Write Command to CAS Lead Time(17,21)	8	_	10	_	ns
twcs	Write Command Setup Time(14, 17, 20)	0	_	0	_	ns



AC CHARACTERISTICS (Continued)(1,2,3,4,5,6)

(Recommended Operating Conditions unless otherwise noted.)

		-4	50	-(60		
Symbol	Parameter	Min.	Max.	Min.	Max.	Units	
toeh	OE Hold Time from WE during READ-MODIFY-WRITE cycle ⁽¹⁸⁾	8	-	10	-	ns	
tos	Data-In Setup Time(15, 22)	0	_	0	_	ns	
ton	Data-In Hold Time ^(15, 22)	8	_	10	_	ns	
trwc	READ-MODIFY-WRITE Cycle Time	108	_	133	_	ns	
trwd	RAS to WE Delay Time during READ-MODIFY-WRITE Cycle(14)	64	_	77	_	ns	
tcwd	CAS to WE Delay Time(14, 20)	26	_	32	_	ns	
tawd	Column-Address to WE Delay Time(14)	39	_	47	_	ns	
tpc	EDO Page Mode READ or WRITE Cycle Time	20	_	25	_	ns	
trasp	RAS Pulse Width in EDO Page Mode	50	100K	60	100K	ns	
t CPA	Access Time from CAS Precharge(15)	_	30	_	35	ns	
tPRWC	EDO Page Mode READ-WRITE Cycle Time	56	_	68	_	ns	
tсон	Data Output Hold after CAS LOW	5	_	5	_	ns	
toff	Output Buffer Turn-Off Delay from CAS or RAS ^(13,15,19,24)	0	12	0	15	ns	
twnz	Output Disable Delay from WE	3	10	3	10	ns	
tcsr	CAS Setup Time (CBR REFRESH)(20, 25)	5	_	5	_	ns	
tchr	CAS Hold Time (CBR REFRESH)(21,25)	8	_	10	_	ns	
trpc	RAS to CAS Precharge Time	5	_	5	_	ns	
tord	OE Setup Time prior to RAS during HIDDEN REFRESH Cycle	0	-	0	_	ns	
tref	Auto Refresh Period 2,048 Cycles	_	32	_	32	ms	
tτ	Transition Time (Rise or Fall)(2, 3) 1	50	1	50	ns		

AC TEST CONDITIONS

Output load: Two TTL Loads and 100 pF (Vcc=5.0V±10%)

One TTL Loads and 100 pF (Vcc=3.3V±10%)


Input timing reference levels: VIH = 2.4V, VIL = 0.8VOutput timing reference levels: VOH = 2.0V, VOL = 0.8V



- 1. An initial pause of 200 µs is required after power-up followed by eight \overline{RAS} refresh cycle (\overline{RAS} -Only or CBR) before proper device operation is assured. The eight \overline{RAS} cycles wake-up should be repeated any time the tree refresh requirement is exceeded.
- 2. Viн (MIN) and Vi∟ (MAX) are reference levels for measuring timing of input signals. Transition times, are measured between Vi⊢ and Vi⊢ (or between Vi⊢ and Vi⊢) and assume to be 1 ns for all inputs.
- 3. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
- 4. If \overline{CAS} and $\overline{RAS} = V_{IH}$, data output is High-Z.
- 5. If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
- 6. Measured with a load equivalent to one TTL gate and 50 pF.
- Assumes that ≤ tRCD After appli tRCD (MAX). If tRCD is greater than the maximum recommended value shown in this table, tRAC will
 increase by the amount that tRCD exceeds the value shown.
- 8. Assumes that tRCD ≥ tRCD (MAX).
- 9. If CAS is LOW at the falling edge of RAS, data out will be maintained from the previous cycle. To initiate a new cycle and clear the data output buffer, CAS and RAS must be pulsed for tcp.
- 10. Operation with the tRCD (MAX) limit ensures that tRAC (MAX) can be met. tRCD (MAX) is specified as a reference point only; if tRCD is greater than the specified tRCD (MAX) limit, access time is controlled exclusively by tCAC.
- 11. Operation within the trad (MAX) limit ensures that trcd (MAX) can be met. trad (MAX) is specified as a reference point only; if trad is greater than the specified trad (MAX) limit, access time is controlled exclusively by trad.
- 12. Either trich or trich must be satisfied for a READ cycle.
- 13. toff (MAX) defines the time at which the output achieves the open circuit condition; it is not a reference to Voh or Vol.
- 14. twcs, trwb, tawb and tcwb are restrictive operating parameters in LATE WRITE and READ-MODIFY-WRITE cycle only. If twcs ≥ twcs (MIN), the cycle is an EARLY WRITE cycle and the data output will remain open circuit throughout the entire cycle. If trwb ≥ trwb (MIN), tawb ≥ tawb (MIN) and tcwb ≥ tcwb (MIN), the cycle is a READ-WRITE cycle and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of I/O (at access time and until CAS and RAS or OE go back to Vih) is indeterminate. OE held HIGH and WE taken LOW after CAS goes LOW result in a LATE WRITE (OE-controlled) cycle.
- 15. Output parameter (I/O) is referenced to corresponding CAS input.
- 16. During a READ cycle, if \overline{OE} is LOW then taken HIGH before \overline{CAS} goes HIGH, I/O goes open. If \overline{OE} is tied permanently LOW, a LATE WRITE or READ-MODIFY-WRITE is not possible.
- 17. Write command is defined as \overline{WE} going low.
- 18. LATE WRITE and READ-MODIFY-WRITE cycles must have both top and toeh met (OE HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. The I/Os will provide the previously written data if CAS remains LOW and OE is taken back to LOW after toeh is met.
- 19. The I/Os are in open during READ cycles once too or toff occur.
- 20. Determined by falling edge of CAS.
- 21. Determined by rising edge of CAS.
- 22. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in EARLY WRITE cycles and $\overline{\text{WE}}$ leading edge in LATE WRITE or READ-MODIFY-WRITE cycles.
- 23. CAS must meet minimum pulse width.
- 24. The 3 ns minimum is a parameter guaranteed by design.
- 25. Enables on-chip refresh and address counters.



READ CYCLE




Note:

1. toff is referenced from rising edge of \overline{RAS} or \overline{CAS} , whichever occurs last.




EARLY WRITE CYCLE (OE = DON'T CARE)






READ WRITE CYCLE (LATE WRITE and READ-MODIFY-WRITE Cycles)





EDO-PAGE-MODE READ CYCLE




Note:

1. tPC can be measured from falling edge of \overline{CAS} to falling edge of \overline{CAS} , or from rising edge of \overline{CAS} to rising edge of \overline{CAS} . Both measurements must meet the tpc specifications.




EDO-PAGE-MODE EARLY-WRITE CYCLE






EDO-PAGE-MODE READ-WRITE CYCLE (LATE WRITE and READ-MODIFY WRITE Cycles)



^{1.} tPC is for LATE \underline{WR} ITE only. tPC can be measured from falling edge of \overline{CAS} to falling edge of \overline{CAS} , or from rising edge of \overline{CAS} to rising edge of CAS. Both measurements must meet the tpc specifications.




EDO-PAGE-MODE READ-EARLY-WRITE CYCLE (Psuedo READ-MODIFY WRITE)






AC WAVEFORMS

READ CYCLE (With WE-Controlled Disable)




RAS-ONLY REFRESH CYCLE (OE, WE = DON'T CARE)






CBR REFRESH CYCLE (Addresses; \overline{OE} = DON'T CARE, \overline{WE} =HIGH)




HIDDEN REFRESH CYCLE(1) (WE = HIGH; OE = LOW)



- 1. A Hidden Refresh may also be performed after a Write Cycle. In this case, $\overline{WE} = LOW$ and $\overline{OE} = HIGH$.
- 2. toff is referenced from rising edge of RAS or CAS, whichever occurs last.



SELF REFRESH CYCLE (Addresses : \overline{WE} and \overline{OE} = DON'T CARE)



TIMING PARAMETERS

		-50		60	
Symbol	Min.	Max.	Min.	Max.	Units
tchd	10	_	10	_	ns
tcp	9	_	9	_	ns
tcsr	10	_	10	_	ns
trass	100	_	100	_	μs
trp	30	_	40	_	ns
trps	84	_	104	_	ns
trpc	5	_	5	_	ns



ORDERING INFORMATION

Commercial Range: 0°C to 70°C

Voltage: 5V

Speed (ns)	Order Part No.	Refresh	Package
50	IC41C44002A-50J	2K	300mil SOJ
50	IC41C44002A-50T	2K	300mil TSOP-2
60	IC41C44002A-60J	2K	300-mil SOJ
60	IC41C44002A-60T	2K	300mil TSOP-2

Speed (ns)	Order Part No.	Refresh	Package	
50	IC41C44002AS-50	J 2K	300mil SOJ	
50	IC41C44002AS-50	T 2K	300mil TSOP-2	
50	IC41C44002ASL-5	0J 2K	300mil SOJ	
50	IC41C44002ASL-50	0T 2K	300mil TSOP-2	
60	IC41C44002AS-60	J 2K	300mil SOJ	
60	IC41C44002AS-60	T 2K	300mil TSOP-2	
60	IC41C44002ASL-6	0J 2K	300mil SOJ	
60	IC41C44002ASL-6	0T 2K	300mil TSOP-2	

Voltage: 3.3V

Speed (ns)	Order Part No.	Refresh	Package
50	IC41LV44002A-50J	2K	300mil SOJ
50	IC41LV44002A-50T	2K	300mil TSOP-2
60	IC41LV44002A-60J	2K	300mil SOJ
60	IC41LV44002A-60T	2K	300mil TSOP-2

Speed (ns)	Order Part No.	Refresh	Package
50	IC41LV44002AS-5	0T 2K	300mil SOJ
50	IC41LV44002AS-5		300mil TSOP-2
50	IC41LV44002ASL-		300mil SOJ
50	IC41LV44002ASL-		300mil TSOP-2
60	IC41LV44002AS-6		300mil SOJ
60	IC41LV44002AS-6		300mil TSOP-2
60	IC41LV44002ASL-		300mil SOJ
60	IC41LV44002ASL-		300mil TSOP-2



Integrated Circuit Solution Inc.

HEADQUARTER:

NO.2, TECHNOLOGY RD. V, SCIENCE-BASED INDUSTRIAL PARK,

HSIN-CHU, TAIWAN, R.O.C.

TEL: 886-3-5780333 Fax: 886-3-5783000

BRANCH OFFICE:

7F, NO. 106, SEC. 1, HSIN-TAI 5^{TH} ROAD, HSICHIH TAIPEI COUNTY, TAIWAN, R.O.C.

TEL: 886-2-26962140 FAX: 886-2-26962252

http://www.icsi.com.tw