## IC41C1665 IC41LV1665



## **Document Title**

64K x16 bit Dynamic RAM with Fast Page Mode

## **Revision History**

Revision No **History Draft Date** Remark

Initial Draft 0A October 17,2001



# 64K x 16 (1-MBIT) DYNAMIC RAM WITH FAST PAGE MODE

### **FEATURES**

- · Fast access and cycle time
- · TTL compatible inputs and outputs
- Refresh Interval: 256 cycles/4 ms
- Refresh Mode: RAS-Only, CAS-before-RAS (CBR), Hidden
- · JEDEC standard pinout
- · Single power supply:
  - 5V ± 10% (IC41C1665)
  - $-3.3V \pm 10\%$  (IC41LV1665)
- Byte Write and Byte Read operation via two CAS
- Available in 40-pin SOJ and TSOP-2

#### **DESCRIPTION**

The ICSI IC41C1665 and the IC41LV1665 are 65,536 x 16-bit high-performance CMOS Dynamic Random Access Memory. Fast Page Mode allows 256 random accesses within a single row with access cycle time as short as 12 ns per 16-bit word. The Byte Write control, of upper and lower byte, makes these devices ideal for use in 16-, 32-bit wide data bus systems.

These features make the IC41C1665 and the IC41LV1665 ideally suited for high band-width graphics, digital signal processing, high-performance computing systems, and peripheral applications.


The IC41C1665 and the IC41LV1665 are packaged in a 40-pin, 400mil SOJ and TSOP-2.

#### **KEY TIMING PARAMETERS**


| Parameter                             | -25 | -30 | -35 | -40 | Unit |
|---------------------------------------|-----|-----|-----|-----|------|
| Max. RAS Access Time (trac)           | 25  | 30  | 35  | 40  | ns   |
| Max. CAS Access Time (tcac)           | 8   | 9   | 10  | 11  | ns   |
| Max. Column Address Access Time (taa) | 12  | 16  | 18  | 20  | ns   |
| Min. Fast Page Mode Cycle Time (tpc)  | 15  | 20  | 23  | 25  | ns   |
| Min. Read/Write Cycle Time (trc)      | 43  | 55  | 65  | 75  | ns   |

#### PIN CONFIGURATIONS

#### 40-Pin TSOP-2



#### 40-Pin SOJ




#### PIN DESCRIPTIONS

| A0-A7      | Address Inputs                 |
|------------|--------------------------------|
| I/O0-I/O15 | Data Inputs/Outputs            |
| WE         | Write Enable                   |
| ŌE         | Output Enable                  |
| RAS        | Row Address Strobe             |
| UCAS       | Upper Column Address<br>Strobe |
| LCAS       | Lower Column Address<br>Strobe |
| Vcc        | Power                          |
| GND        | Ground                         |
| NC         | No Connection                  |

ICSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any errors which may appear in this publication. © Copyright 2000, Integrated Circuit Solution Inc.



## **FUNCTIONAL BLOCK DIAGRAM**





### **TRUTH TABLE**

| Function                       | RAS                                   | LCAS | UCAS | WE                | ŌĒ                | Address tr/tc | I/O                                    |
|--------------------------------|---------------------------------------|------|------|-------------------|-------------------|---------------|--|
| Standby                        | Н                                     | Н    | Н    | Χ                 | Χ                 | Χ             | High-Z                                 |
| Read: Word                     | L                                     | L    | L    | Н                 | L                 | ROW/COL       | Dout                                   |
| Read: Lower Byte               | L                                     | L    | Н    | Н                 | L                 | ROW/COL       | Lower Byte, Dout<br>Upper Byte, High-Z |
| Read: Upper Byte               | L                                     | Н    | L    | Н                 | L                 | ROW/COL       | Lower Byte, High-Z<br>Upper Byte, Dout |
| Write: Word (Early Write)      | L                                     | L    | L    | L                 | Х                 | ROW/COL       | Din                                    |
| Write: Lower Byte (Early Write | ) L                                   | L    | Н    | L                 | Х                 | ROW/COL       | Lower Byte, DIN<br>Upper Byte, High-Z  |
| Write: Upper Byte (Early Write | ) L                                   | Н    | L    | L                 | Х                 | ROW/COL       | Lower Byte, High-Z<br>Upper Byte, DIN  |
| Read-Write <sup>(1,2)</sup>    | L                                     | L    | L    | $H{ ightarrow} L$ | $L{\rightarrow}H$ | ROW/COL       | Dout, Din                              |
| Hidden Refresh <sup>2)</sup>   | Read $L\rightarrow H\rightarrow L$    | L    | L    | Н                 | L                 | ROW/COL       | Dout                                   |
|                                | Write $L \rightarrow H \rightarrow L$ | L    | L    | L                 | Χ                 | ROW/COL       | DIN                                    |
| RAS-Only Refresh               | L                                     | Н    | Н    | Χ                 | Χ                 | ROW/NA        | High-Z                                 |
| CBR Refresh <sup>(3)</sup>     | H→L                                   | L    | L    | Χ                 | Х                 | Х             | High-Z                                 |

- These WRITE cycles may also be BYTE WRITE cycles (either LCAS or UCAS active).
   These READ cycles may also be BYTE READ cycles (either LCAS or UCAS active).
   At least one of the two CAS signals must be active (LCAS or UCAS).



#### **FUNCTIONAL DESCRIPTION**

The IC41C1665 and the IC41LV1665 are CMOS DRAMs optimized for high-speed bandwidth, low-power applications. During READ or WRITE cycles, each bit is uniquely addressed through the 16 address bits. These are entered nine bits (A0-A7) at a time. The row address is latched by the Row Address Strobe (RAS). The column address is latched by the Column Address Strobe (CAS). RAS is used to latch the first eight bits and CAS is used to latch the latter eight bits.

The IC41C1665 and the IC41LV1665 have two CAS controls, LCAS and UCAS. The LCAS and UCAS inputs internally generate a CAS signal functioning in an identical manner to the single CAS input on the other 64K x 16 DRAMs. The key difference is that each CAS controls its corresponding I/O tristate logic (in conjunction with OE and WE and RAS). LCAS controls I/O0 - I/O7 and UCAS controls I/O8 - I/O15.

The IC41C1665/IC41LV1665 CAS function is determined by the first CAS (LCAS or UCAS) transitioning LOW and the last transitioning back HIGH. The two CAS controls give the IC41C1665 both BYTE READ and BYTE WRITE cycle capabilities.

## **Memory Cycle**

A memory cycle is initiated by bringing RAS LOW and it is terminated by returning both RAS and CAS HIGH. To ensure proper device operation and data integrity any memory cycle, once initiated, must not be ended or aborted before the minimum tras time has expired. A new cycle must not be initiated until the minimum precharge time trap, top has elapsed.

## **Read Cycle**

A read cycle is initiated by the falling edge of  $\overline{CAS}$  or  $\overline{OE}$ , whichever occurs last, while holding  $\overline{WE}$  HIGH. The column address must be held for a minimum time specified by tar. Data Out becomes valid only when trac, taa, toac and toe are all satisfied. As a result, the access time is dependent on the timing relationships between these parameters.

## **Write Cycle**

A write cycle is initiated by the falling edge of  $\overline{CAS}$  and  $\overline{WE}$ , whichever occurs last. The input data must be valid at or before the falling edge of  $\overline{CAS}$  or  $\overline{WE}$ , whichever occurs last.

## Refresh Cycle

To retain data, 256 refresh cycles are required in each 4 ms period. There are two ways to refresh the memory:

- By clocking each of the 256 row addresses (A0 through A7) with RAS at least once every 4 ms. Any read, write, read-modify-write or RAS-only cycle refreshes the addressed row.
- Using a CAS-before-RAS refresh cycle. CAS-before-RAS refresh is activated by the falling edge of RAS, while holding CAS LOW. In CAS-before-RAS refresh cycle, an internal 8-bit counter provides the row addresses and the external address inputs are ignored.

CAS-before-RAS is a refresh-only mode and no data access or device selection is allowed. Thus, the output remains in the High-Z state during the cycle.

#### Power-On

After application of the Vcc supply, an initial pause of 200 µs is required followed by a minimum of eight initialization cycles (any combination of cycles containing a RAS signal).

During power-on, it is recommended that  $\overline{RAS}$  track with Vcc or be held at a valid V<sub>IH</sub> to avoid current surges.



### ABSOLUTE MAXIMUM RATINGS(1)

| Symbol | Parameters                         |      | Rating       | Unit |  |
|--------|------------------------------------|------|--------------|------|--|
| VT     | Voltage on Any Pin Relative to GND | 5V   | -1.0 to +7.0 | V    |  |
|        |                                    | 3.3V | -0.5 to +4.6 | V    |  |
| Vcc    | Supply Voltage                     | 5V   | -1.0 to +7.0 | V    |  |
|        |                                    | 3.3V | -0.5 to +4.6 | V    |  |
| Іоит   | Output Current                     |      | 50           | mA   |  |
| Po     | Power DICSIpation                  |      | 1            | W    |  |
| TA     | Operation Temperature              | Com. | 0 to +70     | °C   |  |
|        |                                    | Ind. | -40 to +85   | °C   |  |
| Тѕтс   | Storage Temperature                |      | -55 to +125  | °C   |  |

#### Note:

## RECOMMENDED OPERATING CONDITIONS (Voltages are referenced to GND)

| Symbol | Parameter           |      | Min. | Тур. | Max.      | Unit |  |
|--------|---------------------|------|------|------|-----------|------|--|
| Vcc    | Supply Voltage      | 5V   | 4.5  | 5.0  | 5.5       | V    |  |
|        |                     | 3.3V | 3.0  | 3.3  | 3.6       | V    |  |
| VIH    | Input High Voltage  | 5V   | 2.4  | _    | Vcc + 1.0 | V    |  |
|        |                     | 3.3V | 2.0  | _    | Vcc + 0.3 | V    |  |
| VIL    | Input Low Voltage   | 5V   | -1.0 | _    | 0.8       | V    |  |
|        |                     | 3.3V | -0.3 | _    | 0.8       | V    |  |
| TA     | Ambient Temperature | Com. | 0    | _    | 70        | °C   |  |
|        |                     | Ind. | -40  | _    | 85        | °C   |  |

### CAPACITANCE(1,2)

| Symbol | Parameter                                  | Max. | Unit |
|--------|--|------|------|
| CIN1   | Input Capacitance: A0-A7                   | 5    | рF   |
| CIN2   | Input Capacitance: RAS, UCAS, LCAS, WE, OE | 7    | pF   |
| Сю     | Data Input/Output Capacitance: I/O0-I/O15  | 7    | pF   |

- 1. Tested initially and after any design or process changes that may affect these parameters.
- 2. Test conditions:  $T_A = 25^{\circ}C$ , f = 1 MHz,  $V_{CC} = 5.0V + 10\%$ , or  $V_{CC} = 3.3V + 10\%$ .

Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This
is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the
operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended
periods may affect reliability.



## **ELECTRICAL CHARACTERISTICS**<sup>(1)</sup> (Recommended Operation Conditions unless otherwise noted.)

| Symbol | Parameter   | Test Condition   | Speed                    | Min.             | Max.                     | Unit     |
|--------|---|--|--------------------------|------------------|--------------------------|----------|
| lıL    | Input Leakage Current   | Any input $0V \le V_{IN} \le V_{CC}$<br>Other inputs not under test = $0V$ |                          | -10              | 10                       | μΑ       |
| lio    | Output Leakage Current  | Output is disabled (Hi-Z)<br>0V ≤ Vouт ≤ Vcc                               |                          | -10              | 10                       | μA       |
| Vон    | Output High Voltage Level   | lон = −5 mA  |                          | 2.4              | _                        | V        |
| Vol    | Output Low Voltage Level  | loL = +4.2 mA  |                          | _                | 0.4                      | V        |
| lcc1   | Stand-by Current: TTL   | RAS, LCAS, UCAS ≥ VIH  | 5V                       | _                | 2                        | mA<br>mA |
| lcc1   | Stand-by Current: TTL   | RAS, LCAS, UCAS ≥ VIH  | 3.3V                     | _                | 1                        | mA<br>mA |
| lcc2   | Stand-by Current: CMOS  | $\overline{RAS}$ , $\overline{LCAS}$ , $\overline{UCAS} \ge Vcc - 0.2V$    | 5V                       |                  | 1                        | mA       |
| lcc2   | Stand-by Current: CMOS  | $\overline{RAS}$ , $\overline{LCAS}$ , $\overline{UCAS} \ge Vcc - 0.2V$    | 3.3V                     | _                | 0.5                      | mA       |
| Icc3   | Operating Current: Random Read/Write(2,3,4)   | RAS, LCAS, UCAS, Address Cycling, trc = trc (min.)                         | -25<br>-30               | _                | 170<br>150               | mA       |
|        | Average Power Supply Current  |  | -35<br>-40               | _                | 130<br>120               |          |
| Icc4   | Operating Current:<br>Fast Page Mode <sup>(2,3,4)</sup><br>Average Power Supply Current | RAS = VIL, LCAS, UCAS, Cycling tpc = tpc (min.)                            | -25<br>-30<br>-35<br>-40 | _<br>_<br>_<br>_ | 170<br>150<br>130<br>120 | mA       |
| lcc5   | Refresh Current: RAS-Only <sup>(2,3)</sup> Average Power Supply Current                 | RAS Cycling, LCAS, UCAS ≥ VIH<br>trc = trc (min.)                          | -25<br>-30<br>-35<br>-40 | _<br>_<br>_      | 170<br>150<br>130<br>120 | mA       |
| Icc6   | Refresh Current:<br>CBR <sup>(2,3,5)</sup><br>Average Power Supply Current              | RAS, LCAS, UCAS Cycling trc = trc (min.)                                   | -25<br>-30<br>-35<br>-40 | _<br>_<br>_      | 170<br>150<br>130<br>120 | mA       |

<sup>1.</sup> An initial pause of 200 µs is required after power-up followed by eight  $\overline{\text{RAS}}$  refresh cycles ( $\overline{\text{RAS}}$ -Only or CBR) before proper device operation is assured. The eight  $\overline{\text{RAS}}$  cycles wake-up should be repeated any time the tree refresh requirement is exceeded.

<sup>2.</sup> Dependent on cycle rates.

<sup>3.</sup> Specified values are obtained with minimum cycle time and the output open.

<sup>4.</sup> Column-address is changed once each fast page cycle.

<sup>5.</sup> Enables on-chip refresh and address counters.



## **AC CHARACTERISTICS**(1,2,3,4,5,6)

(Recommended Operating Conditions unless otherwise noted.)

|              |   | -;   | 25   | -(   | 30   | -(   | 35   | -4   | 40   |       |
|--------------|---|------|------|------|------|------|------|------|------|-------|
| Symbol       | Parameter   | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Units |
| trc          | Random READ or WRITE Cycle Time                               | 43   | _    | 55   | _    | 65   | _    | 75   | _    | ns    |
| trac         | Access Time from RAS(6,7)                                     | _    | 25   | _    | 30   | _    | 35   | _    | 40   | ns    |
| tcac         | Access Time from CAS(6, 8, 15)                                | _    | 8    | _    | 9    | _    | 10   | _    | 11   | ns    |
| taa          | Access Time from Column-Address <sup>(6)</sup>                | _    | 12   |      | 16   |      | 18   | _    | 20   | ns    |
| tras         | RAS Pulse Width   | 25   | 10k  | 30   | 10K  | 35   | 10K  | 40   | 10K  | ns    |
| trp          | RAS Precharge Time  | 15   |      | 20   | _    | 23   | _    | 25   | _    | ns    |
| tcas         | CAS Pulse Width <sup>(26)</sup>                               | 4    | 10k  | 9    | 10K  | 10   | 10K  | 11   | 10K  | ns    |
| tcp          | CAS Precharge Time <sup>(9, 25)</sup>                         | 4    |      | 5    | _    | 6    | _    | 7    | _    | ns    |
| tcsh         | CAS Hold Time (21)  | 21   | _    | 30   | _    | 35   | _    | 40   | _    | ns    |
| trcd         | RAS to CAS Delay Time(10, 20)                                 | 10   | 17   | 10   | 21   | 10   | 25   | 10   | 29   | ns    |
| tasr         | Row-Address Setup Time  | 0    | _    | 0    | _    | 0    | _    | 0    | _    | ns    |
| <b>t</b> RAH | Row-Address Hold Time   | 5    | _    | 5    | _    | 5    | _    | 5    | _    | ns    |
| tasc         | Column-Address Setup Time(20)                                 | 0    | _    | 0    | _    | 0    | _    | 0    | _    | ns    |
| <b>t</b> CAH | Column-Address Hold Time <sup>(20)</sup>                      | 5    | _    | 5    | _    | 5    | _    | 5    | _    | ns    |
| tar          | Column-Address Hold Time<br>(referenced to RAS)               | 22   | _    | 26   | _    | 30   | _    | 34   | _    | ns    |
| <b>t</b> RAD | RAS to Column-Address Delay Time(11)                          | 8    | 13   | 8    | 14   | 8    | 17   | 8    | 20   | ns    |
| tral         | Column-Address to RAS Lead Time                               | 12   | _    | 16   | _    | 18   | _    | 20   | _    | ns    |
| <b>t</b> RPC | RAS to CAS Precharge Time                                     | 10   | _    | 10   | _    | 10   | _    | 10   | _    | ns    |
| trsh         | RAS Hold Time <sup>(27)</sup>                                 | 8    | _    | 9    | _    | 10   | _    | 11   | _    | ns    |
| tclz         | CAS to Output in Low-Z(15, 29)                                | 3    |      | 3    | _    | 3    | _    | 3    | _    | ns    |
| tcrp         | CAS to RAS Precharge Time(21)                                 | 5    | _    | 5    | _    | 5    | _    | 5    | _    | ns    |
| top          | Output Disable Time(19, 28, 29)                               | _    | 6    | _    | 8    | _    | 8    | _    | 8    | ns    |
| toe          | Output Enable Time(15, 16)                                    | _    | 8    | _    | 9    | _    | 10   | _    | 11   | ns    |
| toes         | OE LOW to CAS HIGH Setup Time                                 | 5    | _    | 5    | _    | 5    | _    | 5    | _    | ns    |
| trcs         | Read Command Setup Time(17, 20)                               | 0    | _    | 0    | _    | 0    | _    | 0    | _    | ns    |
| <b>t</b> RRH | Read Command Hold Time<br>(referenced to RAS) <sup>(12)</sup> | 0    | _    | 0    | _    | 0    | _    | 0    | _    | ns    |
| trch         | Read Command Hold Time<br>(referenced to CAS)(12, 17, 21)     | 0    | _    | 0    | _    | 0    | _    | 0    | _    | ns    |
| twcн         | Write Command Hold Time(17,27)                                | 5    |      | 5    |      | 5    |      | 5    |      | ns    |
| twcr         | Write Command Hold Time (referenced to RAS)(17)               | 22   | _    | 26   | _    | 30   | _    | 34   | _    | ns    |
| twp          | Write Command Pulse Width(17)                                 | 5    |      | 5    | _    | 5    | _    | 5    |      | ns    |
| trwl         | Write Command to RAS Lead Time(17)                            | 7    |      | 8    |      | 9    |      | 10   |      | ns    |
| tcwl         | Write Command to CAS Lead Time(17, 21)                        | 5    |      | 6    |      | 7    |      | 8    |      | ns    |
| twcs         | Write Command Setup Time(14, 17, 20)                          | 0    |      | 0    |      | 0    | _    | 0    |      | ns    |
| tohr         | Data-in Hold Time (referenced to RAS)                         | 22   |      | 26   | _    | 30   |      | 34   |      | ns    |

(Continued)



## **AC CHARACTERISTICS**(1,2,3,4,5,6)

(Recommended Operating Conditions unless otherwise noted.)

|              |  | -2   | 25   | -:   | 30   | -:   | 35   | -    | 40   |       |
|--------------|--|------|------|------|------|------|------|------|------|-------|
| Symbol       | Parameter  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Units |
| <b>t</b> ACH | Column-Address Setup Time to CAS Precharge during WRITE Cycle      | 15   | _    | 15   | _    | 15   | _    | 15   | _    | ns    |
| <b>t</b> OEH | OE Hold Time from WE during READ-MODIFY-WRITEcycle <sup>(18)</sup> | 4    | _    | 4    | _    | 4    | _    | 5    | _    | ns    |
| tos          | Data-In Setup Time(15, 22)   | 0    | _    | 0    | _    | 0    | _    | 0    | _    | ns    |
| tDH          | Data-In Hold Time <sup>(15, 22)</sup>                              | 5    | _    | 5    | _    | 5    | _    | 5    | _    | ns    |
| trwc         | READ-MODIFY-WRITE Cycle Time                                       | 65   | _    | 85   | _    | 95   | _    | 105  | _    | ns    |
| trwd         | RAS to WE Delay Time during READ-MODIFY-WRITECycle <sup>(14)</sup> | 34   | _    | 46   | _    | 51   | _    | 56   | _    | ns    |
| tcwd         | CAS to WE Delay Time(14, 20)                                       | 17   | _    | 25   | _    | 26   | _    | 27   | _    | ns    |
| tawd         | Column-Address to WE Delay Time(14)                                | 21   | _    | 32   | _    | 34   | _    | 36   | _    | ns    |
| tpc          | Fast Page Mode READ or WRITE Cycle Time <sup>(24)</sup>            | 15   | _    | 20   | _    | 23   | _    | 25   | _    | ns    |
| trasp        | Fast Page Mode RAS Pulse Width                                     | 25   | 10k  | 30   | 10K  | 35   | 10K  | 40   | 10K  | ns    |
| <b>t</b> CPA | Access Time from CAS Precharge(15)                                 | _    | 14   | _    | 18   | _    | 20   | _    | 22   | ns    |
| tprwc        | Fast Page Mode READ-WRITE Cycle Time(24)                           | 37   | _    | 42   | _    | 49   | _    | 52   | _    | ns    |
| toff         | Output Buffer Turn-Off Delay from CAS or RAS(13,15,19,29)          | 3    | 15   | 3    | 15   | 3    | 15   | 3    | 15   | ns    |
| tclch        | Last CAS going LOW to First CAS returning HIGH <sup>(23)</sup>     | 4    | _    | 9    | _    | 10   | _    | 11   | _    | ns    |
| tcsr         | CAS Setup Time (CBR REFRESH)(30,20)                                | 5    | _    | 10   | _    | 10   | _    | 10   | _    | ns    |
| tchr         | CAS Hold Time (CBR REFRESH)(30,21)                                 | 7    | _    | 10   | _    | 10   | _    | 10   | _    | ns    |
| tord         | OE Setup Time prior to RAS during HIDDEN REFRESH Cycle             | 0    | _    | 0    | _    | 0    | _    | 0    | _    | ns    |
| <b>t</b> ref | Refresh Period (256 Cycles)  | _    | 4    | _    | 4    | _    | 4    | _    | 4    | ms    |
| tτ           | Transition Time (Rise or Fall)(2,3)                                | 1    | 50   | 1    | 50   | 1    | 50   | 1    | 50   | ns    |

### **AC TEST CONDITIONS**

Output load: Two TTL Loads and 50 pF ( $Vcc = 5.0V \pm 10\%$ )

One TTL Load and 50 pF ( $Vcc = 3.3V \pm 10\%$ )

Input timing reference levels:  $V_{IH} = 2.4V$ ,  $V_{IL} = 0.8V$  (Vcc = 5.0V ±10%);  $V_{IH} = 2.0V$ ,  $V_{IL} = 0.8V$  (Vcc = 3.3V ±10%)

Output timing reference levels: VOH = 2.0V, VOL = 0.8V ( $VCC = 5V \pm 10\%$ ,  $3.3V \pm 10\%$ )


## IC41C1665 IC41LV1665



- 1. An initial pause of 200 µs is required after power-up followed by eight RAS refresh cycle (RAS-Only or CBR) before proper device operation is assured. The eight RAS cycles wake-up should be repeated any time the tree refresh requirement is exceeded.
- VIH (MIN) and VIL (MAX) are reference levels for measuring timing of input signals. Transition times, are measured between VIH and VIL (or between VIL and VIH) and assume to be 1 ns for all inputs.
- In addition to meeting the transition rate specification, all input signals must transit between V<sub>IH</sub> and V<sub>IL</sub> (or between V<sub>IL</sub> and V<sub>IH</sub>) in a monotonic manner.
- If  $\overline{\text{CAS}}$  and  $\overline{\text{RAS}}$  = V<sub>IH</sub>, data output is High-Z.
- 5. If  $\overline{CAS} = V_{IL}$ , data output may contain data from the last valid READ cycle.
- 6. Measured with a load equivalent to one TTL gate and 50 pF.
- 7. Assumes that tRCD ≤ tRCD (MAX). If tRCD is greater than the maximum recommended value shown in this table, tRAC will increase by the amount that tRCD exceeds the value shown.
- 8. Assumes that  $trcd \ge trcd$  (MAX).
- 9. If CAS is LOW at the falling edge of RAS, data out will be maintained from the previous cycle. To initiate a new cycle and clear the data output buffer, CAS and RAS must be pulsed for tcp.
- 10. Operation with the tRCD (MAX) limit ensures that tRAC (MAX) can be met. tRCD (MAX) is specified as a reference point only; if tRCD is greater than the specified tRCD (MAX) limit, access time is controlled exclusively by tCAC.
- 11. Operation within the trad (MAX) limit ensures that trcd (MAX) can be met. trad (MAX) is specified as a reference point only; if trad is greater than the specified trad (MAX) limit, access time is controlled exclusively by taa.
- 12. Either trich or trich must be satisfied for a READ cycle.
- 13. toff (MAX) defines the time at which the output achieves the open circuit condition; it is not a reference to Voh or Vol.
- 14. twcs, trwb, tawb and tcwb are restrictive operating parameters in LATE WRITE and READ-MODIFY-WRITE cycle only. If twcs ≥ twcs (MIN), the cycle is an EARLY WRITE cycle and the data output will remain open circuit throughout the entire cycle. If tRWD ≥ tRWD (MIN), tawb ≥ tawb (MIN) and tcwb ≥ tcwb (MIN), the cycle is a READ-WRITE cycle and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of I/O (at access time and until CAS and RAS or OE go back to ViH) is indeterminate. OE held HIGH and WE taken LOW after CAS goes LOW result in a LATE WRITE (OE-controlled) cycle.
- 15. Output parameter (I/O) is referenced to corresponding CAS input, I/O0-I/O7 by LCAS and I/O8-I/O15 by UCAS.
- 16. During a READ cycle, if  $\overline{\sf OE}$  is LOW then taken HIGH before  $\overline{\sf CAS}$  goes HIGH, I/O goes open. If  $\overline{\sf OE}$  is tied permanently LOW, a LATE WRITE or READ-MODIFY-WRITE is not possible.
- 17. Write command is defined as  $\overline{\text{WE}}$  going low.
- 18. LATE WRITE and READ-MODIFY-WRITE cycles must have both to⊳ and to⊧н met (OE HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. The I/Os will provide the previously written data if CAS remains LOW and OE is taken back to LOW after toeh is met.
- 19. The I/Os are in open during READ cycles once top or toff occur.
- 20. The first  $\chi \overline{CAS}$  edge to transition LOW.
- 21. The last  $\gamma$ CAS edge to transition HIGH.
- 22. These parameters are referenced to  $\overline{\text{CAS}}$  leading edge in EARLY WRITE cycles and  $\overline{\text{WE}}$  leading edge in LATE WRITE or READ-MODIFY-WRITE cycles.
- 23. Last falling  $\chi \overline{\text{CAS}}$  edge to first rising  $\chi \overline{\text{CAS}}$  edge. 24. Last rising  $\chi \overline{\text{CAS}}$  edge to next cycleOs last rising  $\chi \overline{\text{CAS}}$  edge.
- 25. Last rising  $\chi$ CAS edge to first falling  $\chi$ CAS edge.
- 26. Each χCAS must meet minimum pulse width.
- 27. Last  $\chi CAS$  to go LOW.
- 28. I/Os controlled, regardless UCAS and LCAS.
- 29. The 3 ns minimum is a parameter guaranteed by design.
- 30. Enables on-chip refresh and address counters.



## **READ CYCLE**




#### Note:

1. toff is referenced from rising edge of  $\overline{RAS}$  or  $\overline{CAS}$ , whichever occurs last.




## **READ WRITE CYCLE** (LATE WRITE and READ-MODIFY-WRITE Cycles)






## **EARLY WRITE CYCLE** (OE = DON'T CARE)






## **FAST PAGE MODE READ CYCLE**






## FAST PAGE MODE READ WRITE CYCLE (LATE WRITE and READ-MODIFY-WRITE Cycles)






### **FAST PAGE MODE EARLY WRITE CYCLE**




### **AC WAVEFORMS**

## RAS-ONLY REFRESH CYCLE (OE, WE = DON'T CARE)






## CBR REFRESH CYCLE (Addresses; WE, OE = DON'T CARE)



## HIDDEN REFRESH CYCLE(1) (WE = HIGH; OE = LOW)



- 1. A Hidden Refresh may also be perfor<u>med</u> afte<u>r a Write Cycle</u>. In this case,  $\overline{\text{WE}} = \text{LOW}$  and  $\overline{\text{OE}} = \text{HIGH}$ . 2. toff is referenced from rising edge of RAS or CAS, whichever occurs last.



## ORDERING INFORMATION IC41C1665

Commercial Range: 0°C to 70°C Industrial Range: -40°C to 85°C

| Speed(ns) | OrderPartNo.                   | Package                     |
|-----------|--------------------------------|-----------------------------|
| 25        | IC41C1665-25K<br>IC41C1665-25T | 400mil SOJ<br>400mil TSOP-2 |
| 30        | IC41C1665-30K                  | 400mil SOJ                  |
|           | IC41C1665-30T                  | 400mil TSOP-2               |
| 35        | IC41C1665-35K                  | 400mil SOJ                  |
|           | IC41C1665-35T                  | 400mil TSOP-2               |
| 40        | IC41C1665-40K                  | 400mil SOJ                  |
|           | IC41C1665-40T                  | 400mil TSOP-2               |

| Speed(ns) | OrderPartNo.   | Package       |
|-----------|----------------|---------------|
| 25        | IC41C1665-25KI | 400mil SOJ    |
|           | IC41C1665-25TI | 400mil TSOP-2 |
| 30        | IC41C1665-30KI | 400mil SOJ    |
|           | IC41C1665-30TI | 400mil TSOP-2 |
| 35        | IC41C1665-35KI | 400mil SOJ    |
|           | IC41C1665-35TI | 400mil TSOP-2 |
| 40        | IC41C1665-40KI | 400mil SOJ    |
|           | IC41C1665-40TI | 400mil TSOP-2 |

## ORDERING INFORMATION IC41LV1665

Commercial Range: 0°C to 70°C Industrial Range: -40°C to 85°C

| Speed(ns) | OrderPartNo.   | Package      |
|-----------|----------------|--------------|
| 25        | IC41LV1665-25K | 400mil SOJ   |
|           | IC41LV1665-25T | 400milTSOP-2 |
| 30        | IC41LV1665-30K | 400mil SOJ   |
|           | IC41LV1665-30T | 400milTSOP-2 |
| 35        | IC41LV1665-35K | 400mil SOJ   |
|           | IC41LV1665-35T | 400milTSOP-2 |
| 40        | IS41LV1665-40K | 400mil SOJ   |
|           | IC41LV1665-40T | 400milTSOP-2 |

| Speed(n | s) OrderPartNo. | Package       |  |
|---------|-----------------|---------------|--|
| 25      | IC41LV1665-25KI | 400mil SOJ    |  |
|         | IC41LV1665-25TI | 400mil TSOP-2 |  |
| 30      | IC41LV1665-30KI | 400mil SOJ    |  |
|         | IC41LV1665-30TI | 400mil TSOP-2 |  |
| 35      | IC41LV1665-35KI | 400mil SOJ    |  |
|         | IC41LV1665-35TI | 400mil TSOP-2 |  |
| 40      | IC41LV1665-40KI | 400mil SOJ    |  |
|         | IC41LV1665-40TI | 400mil TSOP-2 |  |





## Integrated Circuit Solution Inc.

**HEADQUARTER:** 

NO.2, TECHNOLOGY RD. V, SCIENCE-BASED INDUSTRIAL PARK,

HSIN-CHU, TAIWAN, R.O.C.

TEL: 886-3-5780333 Fax: 886-3-5783000

**BRANCH OFFICE:** 

7F, NO. 106, SEC. 1, HSIN-TAI 5<sup>TH</sup> ROAD,

HSICHIH TAIPEI COUNTY, TAIWAN, R.O.C.

TEL: 886-2-26962140 FAX: 886-2-26962252

http://www.icsi.com.tw