OptiMOS™ - 6 Power-Transistor

Product Summary

V_{DS}	40	V
$R_{DS(on),max}$	4.5	mΩ
I_D	60	A

Features

- OptiMOS™ - power MOSFET for automotive applications
- Half-Bridge - N-channel - Enhancement mode - Logic Level
- AEC Q101 qualified
- MSL1 up to 260°C peak reflow
- 175°C operating temperature
- Green Product (RoHS compliant)
- 100% Avalanche tested

PG-TDSON-8-57





Type	Package	Marking
IAUC60N04S6L045H	PG-TDSON-8-57	6N04L045

Maximum ratings per channel, at T_j=25 °C, unless otherwise specified

Parameter	Symbol	Conditions	Value	Unit
Drain current	I_D	V_{GS}=10V, Chip Limitation[1,2)]	80	A
		V_{GS}=10V, DC current[3)]	60	
		T_a=85°C, V_{GS}=10V, R_{thJA} on 2s2p[2,4)]	18	
Pulsed drain current[2)]	$I_{D,pulse}$	T_C=25°C, t_p=100µs	193	
Avalanche energy, single pulse[2)]	E_{AS}	I_D=12A, $R_{g,min}$=25Ω	53	mJ
Avalanche current, single pulse	I_{AS}	$R_{g,min}$=25Ω	12	A
Gate source voltage	V_{GS}	-	±16	V
Power dissipation	P_{tot}	T_C=25°C	52	W
Operating and storage temperature	T_j, T_{stg}	-	-55 ... +175	°C

Parameter	Symbol	Conditions	Values			Unit
			min.	typ.	max.	
Thermal characteristics[2]						
Thermal resistance, junction - case	R_{thJC}	-	-	-	2.9	K/W
Thermal resistance, junction - ambient[4]	R_{thJA}	-	-	35	-	
Electrical characteristics, at T_j=25 °C, unless otherwise specified						
Static characteristics						
Drain-source breakdown voltage	$V_{(BR)DSS}$	V_{GS}=0V, I_D= 1mA	40	-	-	V
Gate threshold voltage	$V_{GS(th)}$	V_{DS}=V_{GS}, I_D=13µA	1.2	1.6	2.0	
Zero gate voltage drain current	I_{DSS}	V_{DS}=40V, V_{GS}=0V, T_j=25°C	-	-	1	µA
		V_{DS}=40V, V_{GS}=0V, T_j=125°C[2]	-	-	10	
Gate-source leakage current	I_{GSS}	V_{GS}=16V, V_{DS}=0V	-	-	100	nA
Drain-source on-state resistance	$R_{DS(on)}$	V_{GS}=4.5V, I_D=30A	-	5.2	6.0	mΩ
		V_{GS}=10V, I_D=30A	-	3.7	4.5	

Parameter	Symbol	Conditions	Values			Unit
			min.	typ.	max.	
Dynamic characteristics[2]						
Input capacitance	C_{iss}	V_{GS}=0V, V_{DS}=25V, f=1MHz	-	874	1136	pF
Output capacitance	C_{oss}		-	250	325	
Reverse transfer capacitance	C_{rss}		-	19	29	
Turn-on delay time	$t_{d(on)}$	V_{DD}=20V, V_{GS}=10V, I_D=60A, R_G=3.5Ω	-	2	-	ns
Rise time	t_r		-	1	-	
Turn-off delay time	$t_{d(off)}$		-	9	-	
Fall time	t_f		-	4	-	
Gate Charge Characteristics[2]						
Gate to source charge	Q_{gs}	V_{DD}=32V, I_D=60A, V_{GS}=0 to 10V	-	2.9	3.7	nC
Gate to drain charge	Q_{gd}		-	3.0	4.5	
Gate charge total	Q_g		-	14	19	
Gate plateau voltage	$V_{plateau}$		-	3.3	-	V
Reverse Diode						
Diode continous forward current[2]	I_S	T_C=25°C	-	-	60	A
Diode pulse current[2]	$I_{S,pulse}$	T_C=25°C, t_p=100µs	-	-	193	
Diode forward voltage	V_{SD}	V_{GS}=0V, I_F=30A, T_j=25°C	-	0.85	1.1	V
Reverse recovery time[2]	t_{rr}	V_R=20V, I_F=50A, di_F/dt=100A/µs	-	22	-	ns
Reverse recovery charge[2]	Q_{rr}		-	9	-	nC

[1] Practically the current is limited by overall system design including customer specific PCB.

[2] The parameter is not subject to production test - specified by design.

[3] The product can operate at specified current based on best practice to minimize electromigration at the solder joint. For rare events and inrush currents the value may be exceeded.

[4] Device on 2s2p FR4 PCB defined in accordance with JEDEC standards (JESD51-5, -7). PCB is vertical in still air.

1 Power dissipation

$P_{tot} = f(T_C)$; $V_{GS} = 10$ V



2 Drain current

$I_D = f(T_C)$; $V_{GS} = 10$ V



3 Safe operating area

$I_D = f(V_{DS})$; $T_C = 25$ °C; $D = 0$

parameter: t_p



4 Max. transient thermal impedance

$Z_{thJC} = f(t_p)$

parameter: $D = t_p/T$



5 Typ. output characteristics

$I_D = f(V_{DS})$; $T_j = 25$ °C

parameter: V_{GS}



6 Typ. drain-source on-state resistance

$R_{DS(on)} = f(I_D)$; $T_j = 25$ °C

parameter: V_{GS}



7 Typ. transfer characteristics

$I_D = f(V_{GS})$; $V_{DS} = 6$V

parameter: T_j



8 Typ. drain-source on-state resistance

$R_{DS(on)} = f(T_j)$; $I_D = 30$ A; $V_{GS} = 10$ V



9 Typ. gate threshold voltage

$V_{GS(th)} = f(T_j)$; $V_{GS} = V_{DS}$

parameter: I_D



10 Typ. capacitances

$C = f(V_{DS})$; $V_{GS} = 0$ V; $f = 1$ MHz



11 Typical forward diode characteristics

IF = f(V_{SD})

parameter: T_j



12 Avalanche characteristics

$I_{AS} = f(t_{AV})$

parameter: $T_{j(start)}$



13 Avalanche energy

$E_{AS} = f(T_j)$



14 Drain-source breakdown voltage

$V_{BR(DSS)} = f(T_j)$; I_D = 1 mA



15 Typ. gate charge

$V_{GS} = f(Q_{gate})$; I_D = 60 A pulsed

parameter: V_{DD}



16 Gate charge waveforms



PG-TDSON-8: Outline



1) Excluded mold flash
2) Removal on mold gate: Intrusion 0.1mm, Protrusion 0.1mm
3) Lead length up to anti flash line
All dimensions are in units mm
The drawing is in compliance with ISO 128-30, Projection Method 1 [⊲⊕]

Footprint



Dimensions in mm

Packaging



Published by
Infineon Technologies AG
81726 Munich, Germany

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances.
For information on the types in question, please contact the nearest Infineon Technologies Office.
Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life.
If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

Revision History

Version	Date	Changes
Revision 1.0	22/09/2020	Final Datasheet
Revision 1.1	19/02/2025	Updated Is, Is,pulse, Vsd values, plot 11, plot 15 testing condition.