High Voltage, Liquid Crystal Shutter Driver

Features


- ► HVCMOS® technology for high performance
- ► Logic-selectable output voltage
- ▶ 100nF drive capability
- ► Up to 90V_{P-P}
- ► 25µs response time

General Description

The Supertex HV508 is a 45V liquid crystal shutter driver in an 8-Lead SOIC surface mount package. It consists of two outputs that provide square waves of opposite phase. The liquid crystal shutter is connected between the two outputs. Its equivalent load can be approximated as a resistor in parallel with a capacitor. Minimum resistance is $1.0 M\Omega$ and maximum capacitance is $0.1 \mu F.$

The HV508 has three input supply voltages, HV_{IN} , LV_{IN} , and V_{DD} . The output's amplitude will be either LV_{IN} or HV_{IN} . A logic high on the HV_{EN} input will set the output to operate from the HV_{IN} supply. A logic low on the HV_{EN} input will set the output to operate from the LV_{IN} supply. The output frequency is set by the logic input frequency applied on the POL input.

Block Diagram



Ordering Information

Part Number	Package Option	Packing			
HV508LG-G	8-Lead SOIC	2500/Reel			

⁻G denotes a lead (Pb)-free / RoHS compliant package

Absolute Maximum Ratings


Parameter	Value
HV _{IN} , high voltage input	+60V
LV _{IN} , low voltage input	+7.5V
V _{DD} , logic supply voltage	+12V
Operating temperature	-5.0°C to +60°C
Storage temperature	-65°C to +150°C
Power dissipation ¹	700mW

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.


Notes:

For operation above 25°C ambient, derate linearly at 6.0mW/°C.

Pin Configuration



Product Marking



Package may or may not include the following marks: Si or 🌗

8-Lead SOIC

Typical Thermal Resistance

Package	$oldsymbol{ heta}_{ja}$
8-Lead SOIC	101°C/W

Recommended Operating Conditions

Sym	Parameter	Min	Тур	Max	Units	Conditions
V _{DD}	Logic supply voltage	5.0	-	10.0	V	
LV _{IN}	Low output supply voltage	3.0	-	6.0	V	
HV _{IN}	High output supply voltage	5.0	_	45	V	
V _{IL}	Logic input voltage low	0	-	0.3V _{DD}	V	
V _{IH}	Logic input voltage high	0.7V _{DD}	-	V _{DD}	V	
T _A	Ambient temperature	-5.0	-	+60	°C	

DC Electrical Characteristics (over operating supply voltages unless otherwise specified, T_A = -5°C to +60°C)

Sym	Parameter	Min	Тур	Max		Conditions
I _{HVQ}	HV _{IN} quiescent current	-	-	10	μA	
I _{LVQ}	LV _{IN} quiescent current	-	-	10	μA	
I _{DDQ}	V _{DD} quiescent current	-	-	10	μA	
I _{HV}	HV _{IN} operating current	-	-	2.8	mA	POL = 100Hz, HV _{EN} = high, T_A = 25°C, Load = 1M Ω in parallel with 0.1 μ F between HV _{OUT} 1 and HV _{OUT} 2
I _{LV}	LV _{IN} operating current	-	-	380	μA	POL = 100Hz, HV _{EN} = low, T_A = 25°C, Load = 1M Ω in parallel with 0.1 μ F between HV _{OUT} 1 and HV _{OUT} 2
I _{IL}	Logic input current low	-5.0	-	-	μA	
I _{IH}	Logic input current high	-	-	5.0	μA	
C _{LOAD}	Output capacitive load*	0	-	0.25	μF	$C_{\text{\tiny LOAD}}$ in parallel with a 1.0M Ω resistor

The device can operate continuously in this range without damage. AC limits are not implemented.

AC Electrical Characteristics (HV_{IN} = 45V, LV_{IN} = 6.0V, V_{DD} = 5.0V, T_A = -5.0°C to +60°C)

Sym	Parameter	Min	Тур	Max	Units	Conditions
f _{POL}	POL input frequency	0	-	100	Hz	
t _{HV(ON)}	Turn-on time when high voltage is enabled	-	-	16	μs	Load = $1.0M\Omega$ in parallel with 0.1μ F between
t _{HV(OFF)}	Turn-off time when high voltage is enabled	-	-	16	μs	HV_{OUT} 1 and HV_{OUT} 2, HV_{EN} = high, outputs rise to HV_{IN} . See Fig.1.
t _{LV(ON)}	Turn-on time when high voltage is disabled	-	-	40	μs	Load = $1.0M\Omega$ in parallel with 0.1μ F between
t _{LV(OFF)}	Turn-off time when high voltage is disabled	-	-	6.0	μs	HV_{OUT} 1 and HV_{OUT} 2, HV_{EN} = low, outputs rise to HV_{IN} . See Fig.1.
t _{EN(ON)}	Turn-on time from HV _{EN} to HV _{OUT}	-	-	25	μs	Load = 1.0MΩ in parallel with 0.1μF between HV_{OUT} 1 and HV_{OUT} 2. See Fig.2.


Power-Up/ Power-Down Sequences

Power-up sequence should be the following:

- 1. Connect GND
- Connect V_{DD}
 Connect logic inputs
- 4. Connect HV
- 5. and connect LV

Power-down sequence should be the reverse.

Timing Diagrams




Logic Truth Table

HV_{en}	POL	HV _{out} 1	HV _{out} 2
Н	Н	HV _{IN}	GND
Н	L	GND	HV _{IN}
L	Н	LV _{IN}	GND
L	L	GND	LV _{IN}

8-Lead SOIC (Narrow Body) Package Outline (LG)

4.90x3.90mm body, 1.75mm height (max), 1.27mm pitch



Note:

1. This chamfer feature is optional. A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.

Symbo	I	Α	A1	A2	b	D	Е	E1	е	h	L	L1	L2	θ	θ1
Dimension (mm)	MIN	1.35*	0.10	1.25	0.31	4.80*	5.80*	3.80*		0.25	0.40			0 °	5 °
	NOM	-	-	-	-	4.90	6.00	3.90	1.27 BSC	-	-	1.04 REF	0.25 BSC	-	-
	MAX	1.75	0.25	1.65*	0.51	5.00*	6.20*	4.00*		0.50	1.27			8 º	15°

JEDEC Registration MS-012, Variation AA, Issue E, Sept. 2005.

Drawings are not to scale.

Supertex Doc. #: DSPD-8SOLGTG, Version 1041309.

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to http://www.supertex.com/packaging.html.)

Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate "product liability indemnification insurance agreement." **Supertex inc.** does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the **Supertex inc.** (website: http://www.supertex.com)

©2013 **Supertex inc.** All rights reserved. Unauthorized use or reproduction is prohibited.



^{*} This dimension is not specified in the JEDEC drawing.