



HV204

Objective

## Low Charge Injection 8-Channel High Voltage Analog Switch

### Ordering Information

| $V_{PP} - V_{NN}$ | Package Options                     |                       |                       |                                 |
|-------------------|-------------------------------------|-----------------------|-----------------------|---------------------------------|
|                   | 28-pin ceramic*†<br>side-brazed DIP | Die in<br>waffle pack | 28-pin<br>plastic DIP | 28-lead plastic<br>chip carrier |
| 200V              | HV20420C                            | HV20420X              | HV20420P              | HV20420PJ                       |

\* Consult factory for Cerdip and Ceramic LCC availability.

† Consult factory for MIL-STD-883 processing.

### Features

- ☐ HVC MOS® technology for high performance
- ☐ Low charge injection
- ☐ Very low quiescent power dissipation – 10µA
- ☐ Output On-resistance typically 22 ohms
- ☐ Low parasitic capacitances
- ☐ DC to 10MHz analog signal frequency
- ☐ 60dB typical output off isolation at 5 MHz
- ☐ CMOS logic circuitry for low power
- ☐ Excellent noise immunity
- ☐ On-chip shift register, latch and clear logic circuitry
- ☐ Flexible high voltage supplies
- ☐ Surface mount package available

### General Description

This device is a low charge injection 8-channel high-voltage analog switch integrated circuit (IC) intended for use in applications requiring high voltage switching controlled by low voltage control signals, such as ultrasound imaging and printers. Input data is shifted into an 8-bit shift register which can then be retained in an 8-bit latch. To reduce any possible clock feed-through noise, Latch Enable Bar (LE) should be left high until all bits are clocked in. Using HVC MOS technology, this switch combines high voltage bi-lateral DMOS switches and low power CMOS logic to provide efficient control of high voltage analog signals.

This IC is suitable for various combinations of high voltage supplies, e.g.,  $V_{PP}/V_{NN}$  : +50V/-150V, or +100V/-100V.

### Absolute Maximum Ratings\*

|                                       |                                              |
|---------------------------------------|----------------------------------------------|
| $V_{DD}$ Logic power supply voltage   | -0.5V to +18V                                |
| $V_{PP} - V_{NN}$ Supply voltage      | 220V                                         |
| $V_{PP}$ Positive high voltage supply | -0.5V to $V_{NN} + 200V$                     |
| $V_{NN}$ Negative high voltage supply | +0.5V to -200V                               |
| Logic input voltages                  | -0.5V to $V_{DD} + 0.3V$                     |
| Analog Signal Range                   | $V_{NN}$ to $V_{PP}$                         |
| Peak analog signal current/channel    | 3.0A                                         |
| Storage temperature                   | -65°C to +150°C                              |
| Power dissipation                     | Plastic Package 0.8W<br>Ceramic Package 2.0W |

\* Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability.

## Electrical Characteristics

**DC Characteristics** (over recommended operating conditions unless otherwise noted)

| Characteristics                              | Sym               | 0°C  |     | +25°C |      |     | +70°C |      | Units | Test Conditions                                                         |                                               |
|----------------------------------------------|-------------------|------|-----|-------|------|-----|-------|------|-------|-------------------------------------------------------------------------|-----------------------------------------------|
|                                              |                   | min  | max | min   | typ  | max | min   | max  |       |                                                                         |                                               |
| Small Signal Switch (ON) Resistance          | R <sub>ONS</sub>  |      | 30  |       | 26   | 32  |       | 35   | ohms  | I <sub>SIG</sub> = 5mA                                                  | V <sub>PP</sub> = +50V,                       |
|                                              |                   |      | 25  |       | 22   | 27  |       | 32   |       | I <sub>SIG</sub> = 200mA                                                | V <sub>NN</sub> = -150V                       |
|                                              |                   |      | 25  |       | 22   | 27  |       | 30   |       | I <sub>SIG</sub> = 5mA                                                  | V <sub>PP</sub> = +100V,                      |
|                                              |                   |      | 18  |       | 18   | 20  |       | 23   |       | I <sub>SIG</sub> = 200mA                                                | V <sub>NN</sub> = -100V                       |
| Small Signal Switch (ON) Resistance Matching | ΔR <sub>ONS</sub> |      | 20  |       | 5.0  | 20  |       | 20   | %     | I <sub>SW</sub> = 5mA, V <sub>PP</sub> = +100V, V <sub>NN</sub> = -100V |                                               |
| Large Signal Switch (ON) Resistance          | R <sub>ONL</sub>  |      |     |       | 15   |     |       |      | ohms  | V <sub>SIG</sub> = V <sub>PP</sub> -10V, I <sub>SIG</sub> = 1.0A        |                                               |
| Switch Off Leakage Per Switch                | I <sub>SOL</sub>  |      | 5.0 |       | 1.0  | 10  |       | 15   | μA    | V <sub>SIG</sub> = V <sub>PP</sub> -10V to V <sub>NN</sub> +10V         |                                               |
| DC Offset Switch Off                         |                   |      | 300 |       | 100  | 300 |       | 300  | mV    | R <sub>L</sub> = 100KΩ                                                  |                                               |
| DC Offset Switch On                          |                   |      | 500 |       | 100  | 500 |       | 500  | mV    | R <sub>L</sub> = 100KΩ                                                  |                                               |
| Pos. HV Supply Current                       | I <sub>PPQ</sub>  |      |     |       | 10   | 50  |       |      | μA    | ALL SWS OFF                                                             |                                               |
| Neg. HV Supply Current                       | I <sub>NNQ</sub>  |      |     |       | -10  | -50 |       |      | μA    | ALL SWS OFF                                                             |                                               |
| Pos. HV Supply Current                       | I <sub>PPQ</sub>  |      |     |       | 10   | 50  |       |      | μA    | ALL SWS ON I <sub>SW</sub> = 5mA                                        |                                               |
| Neg. HV Supply Current                       | I <sub>NNQ</sub>  |      |     |       | -10  | -50 |       |      | μA    | ALL SWS ON I <sub>SW</sub> = 5mA                                        |                                               |
| Switch Output Peak Current                   |                   |      | 3.0 |       | 3.0  | 2.0 |       | 2.0  | A     | V <sub>SIG</sub> duty cycle ≤ 0.1%                                      |                                               |
| Output Switch Frequency                      | f <sub>SW</sub>   |      |     |       |      | 50  |       |      | KHz   | Duty Cycle = 50%                                                        |                                               |
| I <sub>PP</sub> Supply Current               | I <sub>PP</sub>   |      | 8.1 |       |      | 8.8 |       | 10.0 | mA    | V <sub>PP</sub> = +50V, V <sub>NN</sub> = -150V                         | 50KHz Output Switching Frequency with no load |
|                                              |                   |      | 5.0 |       |      | 6.3 |       | 6.9  |       | V <sub>PP</sub> = +100V, V <sub>NN</sub> = -100V                        |                                               |
| I <sub>NN</sub> Supply Current               | I <sub>NN</sub>   |      | 8.1 |       |      | 8.8 |       | 10.0 | mA    | V <sub>PP</sub> = +50V, V <sub>NN</sub> = -150V                         |                                               |
|                                              |                   |      | 5.0 |       |      | 6.3 |       | 6.9  |       | V <sub>PP</sub> = +100V, V <sub>NN</sub> = -100V                        |                                               |
| Logic Supply Average Current                 | I <sub>DD</sub>   |      | 6.0 |       | 4.0  | 6.0 |       | 6.0  | mA    | f <sub>CLK</sub> = 3MHz                                                 |                                               |
| Logic Supply Quiescent Current               | I <sub>DDQ</sub>  |      | 10  |       |      | 10  |       | 10   | μA    |                                                                         |                                               |
| Data Out Source Current                      | I <sub>SOR</sub>  | 0.45 |     | 0.45  | 0.70 |     | 0.40  |      | mA    | V <sub>OUT</sub> = V <sub>DD</sub> - 0.7V                               |                                               |
| Data Out Sink Current                        | I <sub>SINK</sub> | 0.45 |     | 0.45  | 0.70 |     | 0.40  |      | mA    | V <sub>OUT</sub> = 0.7V                                                 |                                               |

## Electrical Characteristics

AC Characteristics (over operating conditions  $V_{DD} = 15V$ , unless otherwise noted)

| Characteristics                          | Sym            | 0°C |     | +25°C |     |     | +70°C |     | Units   | Test Conditions                                          |
|------------------------------------------|----------------|-----|-----|-------|-----|-----|-------|-----|---------|----------------------------------------------------------|
|                                          |                | min | max | min   | typ | max | min   | max |         |                                                          |
| Time to Turn Off $V_{SIG}^*$             | $t_{SIG(OFF)}$ |     |     | 0     |     |     |       |     | ns      |                                                          |
| Set Up Time Before $\overline{LE}$ Rises | $t_{SD}$       | 150 |     | 150   |     |     | 150   |     | ns      |                                                          |
| Time Width of $\overline{LE}$            | $t_{WLE}$      | 150 |     | 150   |     |     | 150   |     | ns      |                                                          |
| Clock Delay Time to Data Out             | $t_{DO}$       |     | 175 |       |     | 175 |       | 190 | ns      |                                                          |
| Time Width of CL                         | $t_{WCL}$      | 150 |     | 150   |     |     | 150   |     | ns      |                                                          |
| Set Up Time Data to Clock                | $t_{SU}$       | 15  |     | 15    | 8.0 |     | 20    |     | ns      |                                                          |
| Hold Time Data from Clock                | $t_h$          | 35  |     | 35    |     |     | 35    |     | ns      |                                                          |
| Clock Freq                               | $f_{CLK}$      |     | 5.0 |       |     | 5.0 |       | 5.0 | MHz     | 50% duty cycle<br>$f_{DATA} = f_{CLK}/2$                 |
| Turn On Time                             |                |     | 5.0 |       |     | 5.0 |       | 5.0 | $\mu s$ | $V_{SIG} = V_{PP} - 10V$                                 |
| Turn Off Time                            |                |     | 5.0 |       |     | 5.0 |       | 5.0 | $\mu s$ | $V_{SIG} = V_{PP} - 10V$                                 |
| Maximum $V_{SIG}$ Slew Rate              | $dv/dt$        |     |     |       |     | 13  |       |     | V/ns    | $V_{PP} = +50V$ ,<br>$V_{NN} = -150V$                    |
|                                          |                |     |     |       |     | 13  |       |     |         | $V_{PP} = +100V$ ,<br>$V_{NN} = -100V$                   |
| Off Isolation                            | KO             | -30 |     | -30   | -33 |     | -30   |     | dB      | $f = 5.0MHz$ ,<br>1K $\Omega$ /15pF load                 |
|                                          |                | -45 |     | -45   | -60 |     | -45   |     | dB      | $f = 5.0MHz$ ,<br>50 $\Omega$ load                       |
| Switch Crosstalk                         | $K_{CR}$       | -60 |     | -60   | -70 |     | -60   |     | dB      | $f = 5.0MHz$ ,<br>50 $\Omega$ load                       |
| Output Switch Isolation Diode Current    | $I_{ID}$       |     | 300 |       |     | 300 |       | 300 | mA      | 300ns pulse width,<br>2.0% duty cycle                    |
| Off Capacitance SW to GND                | $C_{SG(OFF)}$  | 5.0 | 17  | 5.0   | 12  | 17  | 5.0   | 17  | pF      | 0V, 1MHz                                                 |
| On Capacitance SW to GND                 | $C_{SG(ON)}$   | 25  | 50  | 25    | 38  | 50  | 25    | 50  | pF      | 0V, 1MHz                                                 |
| Output Voltage Spike                     | $+V_{SPK}$     |     |     |       | 150 |     |       |     | mV      | $V_{PP} = +100V$<br>$V_{NN} = -100V$<br>$R_L = 50\Omega$ |
|                                          | $-V_{SPK}$     |     |     |       | 150 |     |       |     |         |                                                          |

\*Time required for analog signal to turn off before output switch turns off.

## Operating Conditions\*

| Symbol    | Parameter                          | Value                           |
|-----------|------------------------------------|---------------------------------|
| $V_{DD}$  | Logic power supply voltage         | 10.0 V to 15.5 V                |
| $V_{PP}$  | Positive high voltage supply       | 50V to $V_{NN} + 200V$          |
| $V_{NN}$  | Negative high voltage supply       | -100V to -150V                  |
| $V_{IH}$  | High-level input voltage           | $V_{DD} - 2V$ to $V_{DD}$       |
| $V_{IL}$  | Low-level input voltage            | 0V to 2.0V                      |
| $V_{SIG}$ | Analog signal voltage peak to peak | $V_{NN} + 10V$ to $V_{PP} - 10$ |
| $T_A$     | Operating free air-temperature     | 0°C to 70°C                     |

### Note:

\* Power up/down sequence is arbitrary except GND must be powered-up first and powered-down last.

$V_{SIG}$  must be  $V_{NN} \leq V_{SIG} \leq V_{PP}$  or floating during power up/down transition.

Rise and fall times of power supplies  $V_{DD}$ ,  $V_{PP}$  and  $V_{NN}$  should not be less than 1.0msec.


# Truth Table

| D0 | D1 | D2 | D3 | D4 | D5 | D6 | D7 | $\overline{LE}$ | CL | SW0                 | SW1 | SW2 | SW3 | SW4 | SW5 | SW6 | SW7 |
|----|----|----|----|----|----|----|----|-----------------|----|---------------------|-----|-----|-----|-----|-----|-----|-----|
| L  |    |    |    |    |    |    |    | L               | L  | OFF                 |     |     |     |     |     |     |     |
| H  |    |    |    |    |    |    |    | L               | L  | ON                  |     |     |     |     |     |     |     |
|    | L  |    |    |    |    |    |    | L               | L  |                     | OFF |     |     |     |     |     |     |
|    | H  |    |    |    |    |    |    | L               | L  |                     | ON  |     |     |     |     |     |     |
|    |    | L  |    |    |    |    |    | L               | L  |                     |     | OFF |     |     |     |     |     |
|    |    | H  |    |    |    |    |    | L               | L  |                     |     | ON  |     |     |     |     |     |
|    |    |    | L  |    |    |    |    | L               | L  |                     |     |     | OFF |     |     |     |     |
|    |    |    | H  |    |    |    |    | L               | L  |                     |     |     | ON  |     |     |     |     |
|    |    |    |    | L  |    |    |    | L               | L  |                     |     |     |     | OFF |     |     |     |
|    |    |    |    | H  |    |    |    | L               | L  |                     |     |     |     | ON  |     |     |     |
|    |    |    |    |    | L  |    |    | L               | L  |                     |     |     |     |     | OFF |     |     |
|    |    |    |    |    | H  |    |    | L               | L  |                     |     |     |     |     | ON  |     |     |
|    |    |    |    |    |    | L  |    | L               | L  |                     |     |     |     |     |     | OFF |     |
|    |    |    |    |    |    | H  |    | L               | L  |                     |     |     |     |     |     | ON  |     |
|    |    |    |    |    |    |    | L  | L               | L  |                     |     |     |     |     |     |     | OFF |
|    |    |    |    |    |    |    | H  | L               | L  |                     |     |     |     |     |     |     | ON  |
| X  | X  | X  | X  | X  | X  | X  | X  | H               | L  | HOLD PREVIOUS STATE |     |     |     |     |     |     |     |
| X  | X  | X  | X  | X  | X  | X  | X  | X               | H  | OFF                 | OFF | OFF | OFF | OFF | OFF | OFF | OFF |


## Notes:

1. The eight switches operate independently.
2. Serial data is clocked in on the L → H transition CLK.
3. The switches go to a state retaining their present condition at the rising edge of  $\overline{LE}$ . When  $\overline{LE}$  is low the shift register data flows through the latch.
4.  $D_{OUT}$  is high when switch 7 is on.
5. Shift register clocking has no effect on the switch states if  $\overline{LE}$  is H.
6. The clear input overrides all other inputs.


## Test Circuits




Switch OFF Leakage




DC Offset ON/OFF




$T_{ON} / T_{OFF}$



OFF Isolation




Output Voltage Spike




Crosstalk

## Logic Timing Waveforms



## Logic Diagram




## Pin Configurations

### 28-Pin DIP

| Pin | Function        | Pin | Function         |
|-----|-----------------|-----|------------------|
| 1   | SW3             | 15  | N/C              |
| 2   | SW3             | 16  | D <sub>IN</sub>  |
| 3   | SW2             | 17  | CLK              |
| 4   | SW2             | 18  | LE               |
| 5   | SW1             | 19  | CL               |
| 6   | SW1             | 20  | D <sub>OUT</sub> |
| 7   | SW0             | 21  | SW7              |
| 8   | SW0             | 22  | SW7              |
| 9   | N/C             | 23  | SW6              |
| 10  | V <sub>PP</sub> | 24  | SW6              |
| 11  | N/C             | 25  | SW5              |
| 12  | V <sub>NN</sub> | 26  | SW5              |
| 13  | GND             | 27  | SW4              |
| 14  | V <sub>DD</sub> | 28  | SW4              |

## Package Outlines




top view

28-pin DIP

### 28-Pin J-Lead

| Pin | Function        | Pin | Function         |
|-----|-----------------|-----|------------------|
| 1   | SW3             | 15  | N/C              |
| 2   | SW3             | 16  | D <sub>IN</sub>  |
| 3   | SW2             | 17  | CLK              |
| 4   | SW2             | 18  | LE               |
| 5   | SW1             | 19  | CL               |
| 6   | SW1             | 20  | D <sub>OUT</sub> |
| 7   | SW0             | 21  | SW7              |
| 8   | SW0             | 22  | SW7              |
| 9   | N/C             | 23  | SW6              |
| 10  | V <sub>PP</sub> | 24  | SW6              |
| 11  | N/C             | 25  | SW5              |
| 12  | V <sub>NN</sub> | 26  | SW5              |
| 13  | GND             | 27  | SW4              |
| 14  | V <sub>DD</sub> | 28  | SW4              |



top view

28-pin J-lead Package