

8-Channel High Voltage Switch with Decoded Switch Selection

Ordering Information

			Package Options							
\mathbf{V}_{PP}	V _{NN}	V _{SIG}	20-pin ceramic side-brazed DIP	20-pin Plastic DIP	Die in waffle pack					
+70V	-70V	110V P-P	HV1414C	HV1414P	HV1414X					
+80V	-80V	130V P-P	HV1416C	HV1416P	HV1416X					

Features

- ☐ HVCMOS® Technology
- ☐ Up to 130V peak to peak switching capability
- ☐ Output On-resistance typically 40 ohms
- □ Low parasitic capacitances
- ☐ DC to 10MHz analog signal frequency
- ☐ 45 dB typical output off isolation at 5 MHz
- CMOS logic circuitry for low power and excellent noise immunity
- On-chip decode, latch and chip select logic circuitry

Absolute Maximum Ratings*

V _{DD} Logic power supply voltage	-0.5V to +18V				
V _{PP} Positive high voltage supply	-0.5V to +90				
V _{NN} Negative high voltage supply	+0.5V to -90V				
Logic input voltages	-0.5V to V _{DD} +0.3V				
Peak analog signal current/channel	1.5A				
Storage temperature	-65°C to +150°C				
Power dissipation	800mW				


^{*} Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability.

General Description

This device is an 8-channel high-voltage integrated circuit (HVIC), configured as a 1 of 8 decode function, intended for use in applications requiring high voltage switching controlled by low voltage signals; e.g., ultrasound imaging and printers. On-chip latches are provided for the decoded data.

The unique control logic on this device provides individual control of each switch, allowing more than one switch to be turned on at a time. The clear function turns off all switches simultaneously. The chip select inputs control the latches, holding the output stable while the address and data are changed. Using HVCMOS technology, this HVIC combines high voltage bi-lateral DMOS switches and low power CMOS logic to provide efficient control of high voltage analog signals.

Pin Configuration



20-pin DIP

Electrical Characteristics (over recommended operating conditions unless noted)

DC Characteristics

Characteristics	Sym 0°C			+25°C +70°C					Units	Test Conditions	
Characteristics	Sylli	min	max	min	typ	max	min	max	Units	Test Conditions	
Switch (ON) Resistance	R_{sw}		50		40	50		60	ohms	I _{sw} = 5mA	
Switch (ON) Resistance	R _{sw}		35		25	35		45	ohms	I _{SW} = 200mA	
Switch (ON) Resistance	R _{sw}		55		45	55		65	ohms	V _{PP} = +50V	
										V _{NN} = -50V	
										I _{SW} = 5mA	
Switch (ON) Resistance	R_{sw}		40		25	40		50	ohms	PP	
										V _{NN} = -50V	
										I _{sw} = 200mA	
Switch (ON) Resistance	R_{sw}		30		10	30].	30	%	I _{sw} = 5mA	
Matching									<u> </u>	$V_{PP} = +50V, V_{NN} = -50V$	
Switch Off Leakage	I_{SWL}		50		0.5	50		150	μA	$V_{OUT} = V_{PP} - 10V \text{ thru } 10K$	
										with 8 SWS in parallel	
DC Offset Switch Off			500		100	500		500	mV	RL = 100K	
DC Offset Switch On			500		100	500		500	mV	RL = 100K	
Pole to Pole	C _{sw}		10		4.5	10		10	pF	DC Bias = 40V	
Switch Capacitance										f = 1MHz	
Logic Input Capacitance	CIN				3.5				pF		
Pos. HV Supply Current	I _{PPQ}		200		50	200		200	μA	ALL SWS OFF	
Neg. HV Supply Current	I _{NNQ}		-200		-50	-200		-200	μA		
Pos. HV Supply Current	l _{PP}				0.8	1.6			mA	1 SW ON	
Neg. HV Supply Current	I _{NN}				-0.8	-1.6			mA	I _{sw} = 5mA	
Pos. HV Supply Current	I _{PP}				0.6	1.2			mA	V _{PP} = +50V	
Neg. HV Supply Current	I _{NN}				-0.6	-1.2	1		mA	V _{NN} = -50V	
										1 SW ON, I _{SW} = 5mA	
Switch Output	7				1.5				Α		
Peak Current									ļ		
Logic Supply Current	l _{oo}				0.001	0.5			mA		

AC Characteristics

Characteristics	C	0	°C	+25°C			+70°C		Units	Test Conditions	
Characteristics	Sym	min	max	min	typ	max	min	max	Units	lest Conditions	
D _{IN} Set Up Time Before CS Rises	t _{DSU}			260					ns		
Address Set Up Time Before CS Falls	t _{ASU}			120					ns		
Hold Time After CS Rises	t _h			35					ns		
Minimum Clear Pulse Width	twcL			150					ns		
Minimum Chip Select Low Pulse Width	t _{wcs}			300					ns		
Turn On Time	t _{on}		5		2.5	5		5	μs		
Turn Off Time	t _{OFF}		10		5.0	10		10	μs		
Off Isolation	КО			35	45				dB	f = 5MHz	

11


Recommended Operating Conditions

Cumbal	Dovemeter	Dev	vice	Value		
Symbol	Parameter	HV1414	HV1416	Value		
V _{DD}	Logic power supply voltage	X	Х	+10.0V to +15.5V		
V _{PP}	Positive high voltage supply	X		+50.0V to +70.0V		
			Х	+50.0V to +80.0V		
V _{NN}	Negative high voltage supply	Х		-50.0V to -70.0V		
			Х	-50.0V to -80.0V		
V _{IH}	High level input voltage	X	Х	V _{DD} -2V to V _{DD}		
V _{IL}	Low-level input voltage	X	Х	0 to 2.0V		
V _{SIG}	Analog signal voltage peak to peak	X	X	V _{NN} +15V to V _{PP} -15V		
T _A	Operating free air-temperature	Х	Х	0° to 70°C		
		1				


Note: For non-ground referenced systems the following must be used:


Power up sequence: GND VNN VDD VPP Power down sequence: VPP VDD VNN GND

T_{ON}/T_{OFF} Measurement Circuit




Switching Waveforms





Logic Diagram



Truth Table

С	В	A	ĈS₁	ĊS₂	DIN	CL	Υ0	Y1	Y2	Y3	Y4	Y 5	Y6	Y7
L	L	L	L	L	L	L	OFF							
L	L	L	L	L	Н	L	ON							
L	L	Н	L	L	L	L		OFF						
L	L	Н	L	L	Н	L		ON						
L	Н	L	L	L	L	L			OFF					
L	Н	L	L	L	Н	L			ON					
L	Н	Н	L	, L	L	L				OFF				
L	Н	Н	L	L	Н	L				ON				
Н	L	L	L	L	L	L					OFF			
Н	L	L	L	L	Н	L					ON			
Н	L	Н	L	L	L	L						OFF		
Н	L	Н	L	L	Н	L						ON		
Н	Н	L	L	L	L	L							OFF	
Н	Н	L	L	L	Н	L							ON	
Н	Н	Н	L	L	L	L								OFF
Н	Н	Н	L	L	Н	L								ON
Х	Х	Х	Н	X'	х	L	HOLDS PREVIOUS STATE							
Х	Х	Х	х	Н	Х	L	HOLDS PREVIOUS STATE							
Х	Х	Х	Х	Х	Х	Н	ALL OUTPUTS OFF							

Notes: 1. D_{IN} controls the switches through flow-through latches, which are clocked (enabled) by an 8-way decoder controlled by A, B, C, $\overline{\text{CS}}_1$, and $\overline{\text{CS}}_2$. Therefore, the latch for a particular switch goes into the HOLD state when any of the above inputs prevents selection. \overline{CS}_1 or \overline{CS}_2 can be used as an active LOW clock input.

- 2. Spurious clocking may occur if A, B, or C is changed with $\overline{\text{CS}}_1$ and $\overline{\text{CS}}_2$ both low.

 3. The clear input CL overrides all other
- inputs.
- 4. The eight switches operate independently.

11

Typical Performance Curves

