

# USB Type-C and PD Source Controller

## Hynetek Semiconductor Co., Ltd.

## **HUSB361**

#### **FEATURES**

- USB Type-C 2.1 and USB PD3.1 source Compliance certified, TID: 5547
  - Support 5 FPDOs with programmable voltage and current
  - Support 2 APDOs with programmable voltage and current
- Support BC1.2 DCP and HVDCP protocols
  - BC1.2 DCP mode
  - Divider3 mode
  - QC2.0/3.0 Class A
  - AFC, FCP and SCP
- Support driving external N-MOSFET or P-MOSFET
- Support constant voltage (CV) loop and constant current(CC) loop
- Accurate constant power limit
- Additional 7 power levels are configured by PS0 and PS1 pins
- Integrated OVP, UVP, UVLO, OCP, FOCP and TSD protections

- Small packages: QFN3x3-16L, QFN4x4-16L and SSOP-10L
- ±5 kV HBM ESD rating for all pins

#### **APPLICATIONS**

AC-DC power adaptor Car charger

#### **GENERAL DESCRIPTION**

The HUSB361 is a high performance, high integration USB Type-C Power Delivery Source Controller.

The HUSB361 supports PD2.0, PD3.0, PPS, QC2.0/3.0, Divider3, BC1.2 DCP, AFC, FCP and SCP protocols. It supports up to 5 FPDOs with programmable voltage and current and 2 APDOs which are fully compliant with USB Power Delivery Specification Revision 3.1, version 1.0.

The HUSB361 integrates all of required protections such as Over Voltage Protection (OVP), Under Voltage Protection (UVP), Under Voltage Lock Out (UVLO), Over Current Protection (OCP), Fast Over Current Protection (FOCP) and Thermal Shut Down (TSD).

It is available in SSOP-10L, QFN-16L, 3 mm x 3 mm and QFN-16L, 4 mm x 4 mm packages.

#### TYPICAL APPLICATION CIRCUIT




Figure 1. Typical Application Circuit

# **TABLE OF CONTENTS**

Features	1
Applications	1
General Description	1
Typical Application Circuit	1
Table of Contents	2
Revision History	2
Pin Configuration and Function Descriptions	3
Recommended Operating Conditions	5
Specifications	5
Absolute Maximum Ratings	8
Thermal Resistance	8
ESD Caution	8
Theory of Operation	9
VIN Pin	9
VDD Pin	9
Control Loop Compensation Circuit (VFB, CS+, CS-, IFB, OPTO Pins)	9
CC1 and CC2 Pins	9
VBUS Pin	10
GATE Pin	10
Power Selection	10
Over Voltage Protection	11
Under Voltage Protection	11
Over Current Protection	12
Fast Over Current Protection	12
Thermal Shut Down	12
Charging Protocols Auto Selection (DP and DM Pin)	12
Typical Application Circuits	13
Package Outline Dimensions	14
Package TOP Marking	16
Ordering Guide	18
Tape and Reel Information	19
Important Notice	20

### **REVISION HISTORY**

Version	Date	Descriptions
Rev. 1.0	01/2023	Initial version
Rev. 1.1	08/2023	Update package marking

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 2. Pin Configuration (Top View)

Table 1. HUSB361\_XXXJA Pin Function Descriptions

Pin No.	Pin Name	Type <sup>1</sup>	Description
1	GND	Р	Power ground.
2	GATE	AO	N-MOSFET Gate driver output for VBUS load switch.
3	VDD	Р	Internal 3.3 V regulator output for system power.
4	CC1	AIO	USB Type-C CC1 line.
5	CC2	AIO	USB Type-C CC2 line.
6	CS+	Al	Positive input of the current sense amplifier.
7	VFB	Al	Feedback point of constant voltage (CV) loop, connect CV compensation network to this pin.
8	IFB	Al	Feedback point of constant current (CC) loop, connect CC compensation network to this pin.
9	ОРТО	Al	OPTO driver.
10	VIN	Р	Supply voltage input. Connect this pin to GND via a recommended 1 µF ceramic capacitor.

Table 2. HUSB361 XXXUA. HUSB361 XXXBA Pin Function Descriptions

Table 2. nc	120301_777	JA, HUSBSOI,	_AAABA PIII Function Descriptions
Pin No.	Pin Name	Туре	Description
1	PS0	Al	Power selection input 0. Connect to ground or VDD, or keep floating can determine the output power level, combined with PS1 pin.
2	GATE	AO	N-MOSFET Gate driver output for VBUS load switch.
3	VDD	Р	Internal 3.3V regulator output for system power.
4	DP	DIO	USB DP line.
5	DM	DIO	USB DM line.
6	CC1	AIO	USB Type-C CC1 line.
7	CC2	AIO	USB Type-C CC2 line.
8	CS+	Al	Positive input of the current sense amplifier.
9	CS-	Al	Negative input of the current sense amplifier.
10	VFB	Al	Feedback point of constant voltage (CV) loop, connect CV compensation network to this pin.
11	IFB	Al	Feedback point of constant current (CC) loop, connect CC compensation network to this pin.
12	PS1	Al	Power selection input 1. Connect to ground or VDD, or keep floating can determine the output power level, combined with PS0 pin.
13	VBUS	Al	VBUS sense and discharge pin.

Pin No.	Pin Name	Туре	Description
14	OPTO	Al	OPTO driver.
15	VIN	Р	Supply voltage input. Connect this pin to GND via a recommended 1 µF ceramic capacitor.
16	GND	Р	Power ground.
	PAD	Р	QFN package pad. It is recommended to connect this pin to GND.

<sup>1</sup> Legend:

A = Analog Pin

P = Power Pin

D = Digital Pin I = Input Pin

O = Output Pin

## **RECOMMENDED OPERATING CONDITIONS**

#### Table 3.

Parameter	Rating
VIN Input Voltage	3.15 V to 22.05 V
Operating Temperature Range (Junction) (T <sub>J</sub> )	−40 °C to 125 °C
Ambient Temperature Range (T <sub>A</sub> )	−40 °C to 105 °C

## **SPECIFICATIONS**

 $V_{IN}$  = 5 V,  $T_A$  = 25 °C, unless otherwise noted.

Table 4.

Parameter	Symbol	<b>Test Conditions/Comments</b>	Min	Тур	Max	Unit
POWER SUPPLY						
Supply Voltage	Vin		3.15		22.05	V
Supply Voltage UVLO Threshold	VIN_UVLO	Rising edge		3.1		V
Supply Voltage UVLO Hysteresis	VIN_UVLO_HYS			150		mV
Supply Current	Icc	CC is attached with a R <sub>d</sub> , normal operation		2.6		mA
Quiescent Current	ΙQ	CC1 and CC2 pins are floating		550		μA
VDD						
Internal Regulator Output	$V_{DD}$			3.3		V
Type-C						
1.5 A Mode Pull-Up Current Source	IRP_1P5		165.6	180	194.4	μA
3.0 A Mode Pull-Up Current Source	IRP_3P0		303.6	330	356.4	μA
UFP Detection Threshold at 1.5A Current	vRd_OPEN_1.5A			1.6		V
UFP Detection Threshold at 3.0A Current	vRd_OPEN_3A			2.6		V
BMC COMMAN PARAMETERS						
Bit Rate	<b>f</b> BitRate		270	300	330	kbps
BMC Tx PARAMETERS						
Falling Time	t <sub>Fall</sub>	10% and 90% amplitude points, unloaded condition	300			ns
Rising Time	t <sub>Rise</sub>	10% and 90% amplitude points, unloaded condition	300			ns
Voltage Swing	Vswing	CC pull down resistor > 800Ω	1.05	1.125	1.2	V
Transmitter Low Voltage	$V_{Low}$	CC pull down resistor > 800Ω	-75		75	mV
Transmitter Output Impedance	Z <sub>Driver</sub>	Source output impedance at 750kHz with CC attached	35	55	75	Ω
BMC Rx PARAMETERS						
Rx Bandwidth Limiting Filter	t <sub>RXFilter</sub>	Time constant of a single pole filter	100			ns
Receiver Input Impedance	Z <sub>BMC_RX</sub>		1			ΜΩ
BC1.2 DCP MODE						
DP and DM Shorting Resistance	RDPM_SHORT	V <sub>DP</sub> = 0.6 V		30		Ω
DP Leakage Resistance	R <sub>DP_LKG</sub>	$V_{DP} = 0.6 \text{ V}$		800		kΩ
DM Leakage Resistance	R <sub>DM_LKG</sub>	V <sub>DM</sub> = 0.6 V		800		kΩ

Parameter	Symbol	Test Conditions/Comments	Min	Тур	Max	Uni
DIVIDER3 MODE	-					İ
DP Output Voltage	V <sub>DP_APP</sub>	V <sub>IN</sub> = 5 V		2.7		V
DM Output Voltage	V <sub>DM_APP</sub>	V <sub>IN</sub> = 5 V		2.7		V
DP Output Impedance	R <sub>DP_PAD</sub>	I <sub>DP</sub> = −5 μA		30		kΩ
DM Output Impedance	R <sub>DM_PAD</sub>	I <sub>DM</sub> = -5 μA		30		kΩ
HVDCP MODE	_					
Output Voltage Selection Reference	Vsel_ref			2.0		٧
Data Detect Voltage	$V_{DAT\_REF}$			0.325		V
DP High Glitch Filter Time	T <sub>GLITCH</sub> BC MODE		1	1.25	1.5	s
DM Low Glitch Filter Time	T <sub>GLITCH_DM_LOW</sub>		1	2		ms
Output Voltage Glitch Filter Time	T <sub>GLITCH_V_CHANGE</sub>		20	40	60	ms
DM Pull-Down Resistance	R <sub>DM_DWM</sub>			15		kΩ
QC MODE						
Pulse Glitch Filter Time	TGLITCH_CONT_CHANGE	For QC3.0 in continues mode	100	150	200	μs
FCP MODE						
DM FCP TX Valid Output High	V <sub>TX_VOH</sub>		2.55		3.6	V
DM FCP TX Valid Output Low	V <sub>TX_</sub> voL				0.3	V
DM FCP RX Valid Input High	V <sub>RX_VIH</sub>		1.4		3.6	V
DM FCP RX Valid Input Low	V <sub>RX_VIL</sub>				1	V
DM Output Pull-Low Resistance	R <sub>DPL</sub>			500		Ω
Unit Interval for FCP	UI			160		μs
VOLTAGE CONTROL (VFB PIN)						
Voltage Sense Scaling Factor				10		
VIN Step LSB				20		mV
Default Voltage	V <sub>IN_DEF</sub>	CC is unattached. Default setting.		5.12		V
VIN Regulation Accuracy		V <sub>IN</sub> =3.15 V to 22.05 V		±1.5		%
CURRENT CONTROL (CS+, CS-, IFB PINs)						
Current Sense Resistor				5		mΩ
GATE PIN						
Driver Voltage		Refer to V <sub>IN</sub>		5		V
Sourcing Current		EN_GATE = 1		20		μA
Pull Down Resistance		GATE transition from ON to OFF		200		Ω
OPTO PIN						
Minimum OPTO Current				30		μA
Maximum Pull Down Current				3		mA
OVER VOLTAGE PROTECTION						
OVP Protection Threshold	V <sub>IN_OV</sub>	Reference to internal V <sub>IN</sub> reference, no offset voltage applied. Default setting	115	120	125	%
OVP De-bounce Time	tovp_deb			10		μs
UNDER VOLTAGE PROTECTION	_					
UVP Protection Threshold	V <sub>IN_UV</sub>	Reference to internal V <sub>IN</sub> reference	75	80	85	%
UVP De-bounce Time	tuvp deb			1	- •	ms
OVER CURRENT				-		1
PROTECTION						

Parameter	Symbol	Test Conditions/Comments	Min	Тур	Max	Unit
OCP Protection Threshold	In_oc	Reference to internal I <sub>IN</sub> reference. Default setting. Nominal output current=3 A		120		%
OCP De-bounce Time	toc_deb			2.5		ms
FOCP Protection Threshold	In_focp			6		Α
THERMAL SHUT DOWN						
Thermal Shut Down Threshold	T <sub>TSD</sub>			140		°C
Thermal Shut Down Hysteresis	T <sub>TSD_HYS</sub>			20		°C

### ABSOLUTE MAXIMUM RATINGS

Table 5.

Parameter	Rating
VIN, VBUS, GATE	-0.3 V to 30 V
OPTO, CC1, CC2	-0.3 V to 24 V
VDD, DP, DM, CS+, CS-, VFB, IFB, PS0, PS1	-0.3 V to 7 V
Operating Temperature Range (Junction) (T <sub>J</sub> )	-40°C to 125°C
Soldering Conditions	JEDEC J-STD-020
Soldering Reflow Peak Temperature	260°C
Electrostatic Discharge (ESD)	
Human Body Model (VBUS)	±5000 V
Human Body Model (OTHER PINS)	±6000 V
Charged Device Model(CDM)(QFN)	±1000 V

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

#### THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Close attention to PCB thermal design is required.

 $\theta_{JA}$  is the natural convection junction to ambient thermal resistance measured in a one cubic foot sealed enclosure.  $\theta_{JC}$  is the junction to case thermal resistance.

Table 6. Thermal Resistance

table of filerinal feedletailee			
Package Type	θја	θυς	Unit
QFN-16L, 3 mm x 3 mm	77	38	°C/W
QFN-16L, 4 mm x 4 mm	47	22	°C/W
SSOP-10L	88	38	°C/W

#### **ESD CAUTION**



#### **Electrostatic Discharge Sensitive Device.**

Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

### THEORY OF OPERATION

#### **VIN PIN**

VIN pin is the power supply input, which is derived from the output of the AC-DC or DC-DC converter. Connect a 1  $\mu$ F decoupling MLCC between VIN pin and GND pin.

The VIN pin is also connected to an internal MOSFET and discharge resistor, which is used as a bleeder to help discharge the energy stored in the output capacitor. With this bleeder, VIN can be regulated to vSafe5V upon the detachment of a connected device, or to a lower desired output voltage level upon a request command received from the Sink, such as from 20 V to 5 V.

#### **VDD PIN**

An internal liner regulator is used to provide 3.3 V for internal circuits. Connect a 1  $\mu$ F MLCC to VDD pin for decoupling.

#### CONTROL LOOP COMPENSATION CIRCUIT (VFB, CS+, CS-, IFB, OPTO PINS)

In the HUSB361, the constant voltage(CV) loop compensation and constant current(CC) loop compensation are implemented. VIN voltage is scaled by a resistor divider to be as the feedback voltage. It is compared with the internal voltage reference to generate an error signal. The CV loop can compensate this error signal. And then the compensated signal is employed to drive the primary side of the opto-coupler and control the AC-DC power loop.

#### SLEW RATE CONTROL

The HUSB361 implements multiple fixed voltage slew rates, which are 250 mV/ms, 167 mV/ms, 100 mV/ms and 83 mV/ms. The default setting is 83 mV/ms.

#### IR COMPENSATION

IR compensation is only available when VIN is set to 5 V. If PPS is available in any power level, IR compensation will be disabled even if 5 V APDO is selected. There are 4 IR compensation options, 0 mV/A, 50 mV/A, 100 mV/A and 150 mV/A. The default IR compensation is 100 mV/A.

For example, if 100 mV/A IR compensation is selected, then for the 5 V/3 A condition (except 5 V APDO), the actual VIN voltage is:

5 V + 3 A x 100 mV/A = 5.3 V

#### **CURRENT SENSE RESISTOR**

The recommended current sense resistor is 5 m $\Omega$ . The sensed current information is employed to perform OCP, FOCP and constant current(CC) control.

#### **CC1 AND CC2 PINS**

CC1 and CC2 pins are used to detect Type-C connection, BMC communication.

#### TYPE-C CC FUNCTION

CC1 and CC2 are the configuration channel pins used for connection and attachment detection, plug orientation determination and system configuration management across USB Type-C cable.

The HUSB361 monitors the status of CC1 and CC2 pins and decide which state the HUSB361 should enter.

CC1 and CC2 are configured as Source only mode with 1.5 A and 3 A current advertising. The default R<sub>p</sub> current on CC1 and CC2 is I<sub>CC 3P0</sub>, which means 3 A current advertising.

The CC1 and CC2 can tolerance a voltage up to 24 V. This is helpful for the HUSB361 to survive in the failure when the CC1 or CC2 is shorted to the VBUS pin.




Figure 3. CCx Hardware Diagram

#### **BMC DRIVER**

Through the Type-C detection, one of the CC pins will be connected to the internal BMC block to achieve PD communication.

#### **VBUS PIN**

This pin is used to sense VBUS presence and discharge VBUS voltage on USB Type-C receptacle side.

#### VSAFE0V DETECTION

When the HUSB361 is attached with a Sink, it detects whether the VBUS voltage is within vSafe0V. If yes, the HUSB361 enters Attached.SRC state. If no, it will stay at AttachWait.SRC state.

#### **VBUS DISCHARGE**

The VBUS pin is also connected to an internal MOSFET and discharging circuitry, which is used as a bleeder to help dissipate the energy stored in the VBUS capacitor. With this bleeder, VBUS is discharged to vSafe0V upon the detachment of a connected device, or to a lower desired output voltage level upon a request command received from the Sink, such as from 20 V to 5 V.

#### **GATE PIN**

The GATE pin of the HUSB361 is designed to drive an external N-MOSFET or a P-MOSFET (N-MOSFET in default, for P-MOSFET configuration, please contact Hynetek). When the HUSB361 is attached and is ready to enable VBUS. The GATE pin outputs a voltage to turn on the external N-MOSFET. The turn on time of the external N-MOSFET may be impacted by the external N-MOSFET's characteristics. For P-MOSFET, the GATE pin is pulled down to enable VBUS.

#### **POWER SELECTION**

The HUSB361 has multiple power configurations by the connection of PS0 and PS1 pins. When PS0 and PS1 pins are floating, the HUSB361 performs default power configuration. For HUSB361\_001XX, the default power configuration is 65 W (as shown in Table 7) while for HUSB361\_102XX, it is 35 W, as shown in Table 8.

Table 7. HUSB361 001UA, HUSB361 001BA and HUSB361 001JA Default Power Configurations

<b>Power Parameters</b>	Note
FPDO1	5 V3 A
FPDO2	9 V3 A
FPDO3	12 V3 A
FPDO4	15 V3 A
FPDO5	20 V3.25 A
APDO1	NA NA
APDO2	NA NA
IR Comp@5 V	100 mV/A
OCP Rating	120%
OVP Rating	120%

Power Parameters	Note
DPDM Modes	QC2.0/3.0, Divider3, BC1.2 DCP, AFC, FCP and SCP

Table 8. HUSB361\_102UA and HUSB361\_102BA Default Power Configurations

<b>Power Parameters</b>	Note
FPDO1	5 V3 A
FPDO2	9 V3 A
FPDO3	12 V2.91 A
FPDO4	15 V2.33 A
FPDO5	20 V1.75 A
APDO1	3.3 V-11 V/3 A
APDO2	3.3 V-16 V/2 A
IR Comp@5 V	100 mV/ A
OCP Rating	120%
OVP Rating	120%
DPDM Modes	QC2.0/3.0, Divider3, BC1.2 DCP, AFC, FCP and SCP

Besides, the source output power can be set into different power levels and different PDP options through different combination of the configurations of the PS0 and PS1 pins, as shown in Table 9 and Table 10.

Table 9. HUSB361\_001UA, HUSB361\_001BA and HUSB361\_001JA Power Configurations

PS0	PS1	Source Power Level
Floating	Floating	Refer to Table 7
Floating	GND	18 W (5 V/3 A, 9 V/2 A, 12 V/1.5 A)
Floating	VDD	20 W (5 V/3 A, 9 V/2.22 A)
GND	Floating	20 W (5 V/3 A, 9 V/2.22 A, 12 V/1.66 A)
GND	GND	25 W (5 V/3 A, 9 V/2.77 A)
GND	VDD	27 W (5 V/3 A, 9 V/3 A)
VDD	Floating	30 W (5 V/3 A, 9 V/3 A, 12 V/2.5 A, 15 V/2 A, 20 V/1.5 A)
VDD	GND	45 W (5 V/3 A, 9 V/3 A, 12 V/3 A, 15 V/3 A, 20 V/2.25 A)
VDD	VDD	60 W (5 V/3 A, 9 V/3 A, 12 V/3 A, 15 V/3 A, 20 V/3 A)

Table 10. HUSB361\_102UA and HUSB361\_102BA Power Configurations

PS0	PS1	Source Power Level
Floating	Floating	Refer to Table 8
Floating	GND	18 W (5 V/3 A, 9 V/2 A, 12 V/1.5 A, 3.3 V-5.9 V/3 A, 3.3 V-11 V/2 A)
Floating	VDD	20 W (5 V/3 A, 9 V/2.22 A, 3.3 V-5.9 V/3 A, 3.3 V-11 V/2.2 A)
GND	Floating	20 W (5 V/3 A, 9 V/2.22 A, 12 V/1.66 A, 3.3 V-5.9 V/3 A, 3.3 V-11 V/2.2 A)
GND	GND	25 W (5 V/3 A, 9 V/2.77 A, 3.3 V-5.9 V/3 A, 3.3 V-11 V/2.75 A)
GND	VDD	30 W (5 V/3 A, 9 V/3 A, 3.3 V-11 V/3 A, 3.3 V-16 V/2 A)
VDD	Floating	30 W (5 V/3 A, 9 V/3 A, 12 V/2.5 A, 15 V/2 A, 20 V/1.5 A, 3.3 V-11 V/3 A, 3.3 V-16 V/2 A)
VDD	GND	45 W (5 V/3 A, 9 V/3 A, 12 V/3 A, 15 V/3 A, 20 V/2.25 A, 3.3 V-16 V/3 A, 3.3 V-21 V/2.25 A)
VDD	VDD	60 W (5 V/3 A, 9 V/3 A, 12 V/3 A, 15 V/3 A, 20 V/3 A, 3.3 V-21 V/3 A)

#### **OVER VOLTAGE PROTECTION**

The HUSB361 detects the VIN pin voltage to achieve over-voltage protection function. The threshold to trigger over-voltage protection is 120% of the VIN\_REF. When the over-voltage condition occurs, the HUSB361 disables the GATE pin. When the over-voltage condition is removed, the HUSB361 is reset to default mode and will automatic recover again.

#### UNDER VOLTAGE PROTECTION

The HUSB361 detects the VIN pin voltage to achieve under-voltage protection function. The threshold to trigger under-voltage protection is 80% of the VIN\_REF. When the under-voltage condition occurs, the HUSB361 disables

the GATE pin. When the under-voltage condition is removed, the HUSB361 is reset to default mode and will automatic recover again.

#### OVER CURRENT PROTECTION

When the current sensed by the sense resistor exceeds the 120% of IIN\_REF, the over-current protection takes action and the GATE is also disabled. When the over-current condition is removed, the HUSB361 is reset to default mode and will automatic recover again.

#### FAST OVER CURRENT PROTECTION

The HUSB361 integrates FOCP protection function. When the VBUS is hard shorted to GND by fault, the output current increases sharply. When the output current reaches the FOCP threshold, the protection circuit takes action and turns off the external load switch. When the short condition is removed, the HUSB361 is reset to default mode and will automatic recover again.

#### THERMAL SHUT DOWN

When the junction temperature rises across  $T_{TSD}$ , thermal shut down takes action and the GATE is disabled. When the junction temperature falls across  $T_{TSDM}T_{TSD\_HYS}$ , the HUSB361 is reset to default mode and will automatic recover again.

#### **CHARGING PROTOCOLS AUTO SELECTION (DP AND DM PIN)**

The HUSB361 supports various fast charging protocols including BC1.2 DCP, Divider3, QC 2.0/3.0 Class A, AFC, FCP and SCP. According to the different status of DP and DM pins, the HUSB361 recognizes the attached sink and apply the fast charging protocol automatically.

#### **DPDM APP MODE**

The DPDM\_APP mode is the mode that the HUSB361 supports the Divider3 charging protocol. In the DPDM\_APP mode, the HUSB361 outputs 2.7 V DC voltage on both DP and DM pins. The 2.7 V can be pulled down by the attached Sink. If DP or DM pin is pulled down below V<sub>SEL\_REF</sub>, the HUSB361 exits the DPDM\_APP mode and enters into DPDM\_DCP mode.

#### **DPDM DCP MODE**

The DPDM\_DCP mode is the mode that the HUSB361 supports BC1.2 DCP protocol. The 2.7 V DC sources are removed and the DP and DM pins are shorted through R<sub>DPM\_SHORT</sub> resistor. It is possible for the attached sink to start primary, secondary and HVDCP detection processes when the HUSB361 is in DPDM\_DCP mode.

#### DPDM HVDCP MODE

After successful detection of the DCP, the HUSB361 notify the sink that the HUSB361 enters into HVDCP mode. In the HVDCP mode, the HUSB361 monitors the status of DP and DM pins and enters into different modes depending on the status of DP and DM pins.

## TYPICAL APPLICATION CIRCUITS




Figure 4. USB PD Source with HVDCP Protocol Supported Application Diagram(QFN-16L Package, 4 mm x 4 mm and 3 mm x 3 mm)





Figure 5. USB PD Source without HVDCP Protocol Supported Application Diagram(SSOP-10L Package)


## PACKAGE OUTLINE DIMENSIONS



TOP VIEW SIDE VIEW BOTTOM VIEW


	DIMENSION IN MILLIMETERS								
SYMBOLS	MIN	NOM	MAX						
Α	0.70	0.75	0.80						
A1	0.00	0.02	0.05						
A2		0.203 REF							
b	0.18 0.25 0.30								
D	3.00 BSC								
E	3.00 BSC								
D1	1.55 1.70 1.80								
E1	1.55	1.70	1.80						
е	0.50 BSC								
L	0.30	0.30 0.40 0.50							
k	0.20 MIN.								


Figure 6. QFN-16L Package, 3 mm x 3 mm



	DIMENSION IN MILLIMETERS									
SYMBOLS	MIN	NOM	MAX							
Α	0.70	0.75	0.80							
A1	0.00	0.02	0.05							
A2		0.203 REF								
b	0.25	0.30	0.35							
D	4.00 BSC									
E	4.00 BSC									
D1	2.60 2.70 2.80									
E1	2.60	2.70	2.80							
е	0.65 BSC									
L	0.30	0.40	0.50							
k	0.25 REF									

Figure 7. QFN-16L Package, 4 mm x 4 mm





**SIDE VIEW** 

**DIMENSION IN MILLIMETERS SYMBOLS** NOM MAX MIN 1.75 0.10 A1 0.25 A2 1.35 1.45 1.55 0.30 b 0.45 0.17 0.25 4.70 4.90 5.10 D E E1 5.80 6.00 6.20 3.80 3.90 4.00 1.00 BSC е 0.40 1.27 8° 0°

Figure 8. SSOP-10L Package

## **PACKAGE TOP MARKING**




Figure 9. HUSB361 Package Top Marking (QFN-16L Package, 4 mm x 4 mm and 3 mm x 3 mm)






Figure 10. HUSB361 Package Top Marking (SSOP-10L Package)

# **ORDERING GUIDE**

Model	Power Configurations	T <sub>J</sub> Temp (°C)	Package Type	Package Option	Package Qty
HUSB361_001UA	Refer to Table 9	-40 to 125	QFN-16L, 3 mm x 3 mm	Tape & Reel	5000
HUSB361_001BA	Refer to Table 9	-40 to 125	QFN-16L, 4 mm x 4 mm	Tape & Reel	5000
HUSB361_001JA	Refer to Table 9	-40 to 125	SSOP-10L	Tape & Reel	4000
HUSB361_102UA	Refer to Table 10	-40 to 125	QFN-16L, 3 mm x 3 mm	Tape & Reel	5000
HUSB361_102BA	Refer to Table 10	-40 to 125	QFN-16L, 4 mm x 4 mm	Tape & Reel	5000
HUSB361_XXXUA	Customizable, Contact Hynetek	-40 to 125	QFN-16L, 3 mm x 3 mm	Tape & Reel	5000
HUSB361_XXXBA	Customizable, Contact Hynetek	-40 to 125	QFN-16L, 4 mm x 4 mm	Tape & Reel	5000
HUSB361_XXXJA	Customizable, Contact Hynetek	-40 to 125	SSOP-10L	Tape & Reel	4000


## TAPE AND REEL INFORMATION





- A0: Dimension designed to accommodate the component width B0: Dimension designed to accommodate the component length
- K0: Dimension designed to accommodate the component thickness W: Overall width of the carrier tape
- P1: Pitch between successive cavity centers
- P2: Pitch between sprocket hole D0: Reel Diameter
- W1: Reel Width

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### DIMENSIONS AND PIN1 ORIENTATION

Device	Package Type	D0 (mm)	W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant	Quantity
HUSB361_XXXUA	QFN3X3-16L	330.00	12.40	3.35	3.35	1.13	8.00	4.00	12.00	Q1	5000
HUSB361_XXXBA	QF N4X4-16L	330.00	12.40	4.30	4.30	1.10	8.00	4.00	12.00	Q1	5000
HUSB361_XXXJA	S SOP10L	330.00	12.40	6.40	5.40	2.10	8.00	4.00	12.00	Q1	4000

All dimensions are nominal

Figure 11. Tape and Reel Information

### IMPORTANT NOTICE

Hynetek Semiconductor Co., Ltd. and its subsidiaries (Hynetek) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to Hynetek's terms and conditions of sale supplied at the time of order acknowledgment.

Hynetek warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in Hynetek's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent Hynetek deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

Hynetek assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using Hynetek components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

Hynetek does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which Hynetek components or services are used. Information published by Hynetek regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from Hynetek under the patents or other intellectual property of Hynetek.

Reproduction of significant portions of Hynetek information in Hynetek data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Hynetek is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of Hynetek components or services with statements different from or beyond the parameters stated by Hynetek for that component or service voids all express and any implied warranties for the associated Hynetek component or service and is an unfair and deceptive business practice.

Hynetek is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of Hynetek components in its applications, notwithstanding any applications-related information or support that may be provided by Hynetek. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify Hynetek and its representatives against any damages arising out of the use of any Hynetek components in safety-critical applications.

In some cases, Hynetek components may be promoted specifically to facilitate safety-related applications. With such components, Hynetek's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No Hynetek components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those Hynetek components which Hynetek has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of Hynetek components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

Hynetek has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, Hynetek will not be responsible for any failure to meet ISO/TS16949.

Please refer to below URL for other products and solutions of Hynetek Semiconductor Co., Ltd.

©2023 Hynetek Semiconductor Co., Ltd. All rights reserved.

Trademarks and registered trademarks are the property of their respective owners.

www.hynetek.com

