

A/D Flash 8051 Core Low Pin Count MCU

HT85F2250/HT85F2262

Revision: V1.10 Date: July 31, 2015



Table of Contents

	Features CPU Features Peripheral Features	14
2	General Description	16
3	Selection Table	17
4	Block Diagram	18
5	Pin Assignment	19
6	Pin Descriptions	21
7	Absolute Maximum Ratings	23
8	D.C. Characteristics	24
9	A.C. Characteristics	26
10	ADC Electrical Characteristics	27
11	Comparator Electrical Characteristics	28
12	Power on Reset Electrical Characteristics	29
13	System Architecture	29
14	Program Counter	30
15	Stack	30
16	Arithmetic and Logic Unit – ALU	31
	 Arithmetic and Logic Unit – ALU Flash Program Memory 	
	-	32
	′ Flash Program Memory	32 32
	Flash Program Memory	32 32 32
	Flash Program Memory Structure Special Vectors	32 32 32 33
	Flash Program Memory Structure Special Vectors In-Circuit Programming – ICP	32 32 32 33 33
	 Flash Program Memory Structure Special Vectors In-Circuit Programming – ICP On-Chip Debug Support – OCDS 	 32 32 32 33 33 33
	 Flash Program Memory	 32 32 33 33 33 34
	 Flash Program Memory Structure Special Vectors In-Circuit Programming – ICP On-Chip Debug Support – OCDS In-Application Programming – IAP Flash Program Memory Resisters Flash Memory Read/Write Operations Unlocking the Flash Memory 	 32 32 33 33 33 34 38 38 38
	Flash Program Memory	 32 32 32 33 33 34 38 39
	Flash Program Memory Structure Special Vectors In-Circuit Programming – ICP On-Chip Debug Support – OCDS In-Application Programming – IAP. Flash Program Memory Resisters Flash Memory Read/Write Operations Unlocking the Flash Memory Page Erase Operation Byte Read Operation	 32 32 32 33 33 34 38 38 39 40
	Flash Program Memory	 32 32 32 33 33 34 38 39 40 41



	Memory Protection Control Bytes	. 43
18	RAM Data Memory	46
	Structure	
	Register Banks	. 48
	Bit Addressable Space	. 49
	Special Function Registers	
	ACC Register – Accumulator	
	B Register	. 52
	SP Register – Stack Pointer	
	DPL, DPH, DPL1, DPH1 Registers – Data Pointer Registers	
	Data Pointer Select Registers	
	Data Pointer Control Register Program Status Word	
19	Oscillators	
	System Oscillator Overview	
	System Clock Configuration	
	External High Speed Crystal Oscillator – HXT	
	Internal High Speed RC Oscillator – HIRC Internal Low Speed RC Oscillator – LIRC	
20	Operating Modes and System Clocks	58
	System Clocks Description	. 58
	Operation Modes	
	NORMAL Mode	
	IDLE Mode Power - Down Mode	
	Power Control Register	
	Standby Current Considerations	
	Wake-up	. 04
21	Watchdog Timer	65
	Watchdog Registers	. 66
	Watchdog Timer Clock Source	. 69
	Watchdog Timer Operation	. 69
22	Low Voltage Detector – LVD	71
	LVD Register	
	LVD Operation	



23	Reset and Initialisation	
	Reset Overview	72
	Reset Operations	73
	Reset Source Register – RSTSRC	73
	Power-on Reset	74
	RESET Pin Reset	75
	Low Voltage Reset – LVR	
	Watchdog Reset	
	Comparator 0 Reset	
	Software Resets	
	SRST Register Software Reset	
	WDTCR Register Software Reset	
	LVRCR Register Software Reset.	
	Reset Initial Conditions	
24	Interrupts	
	Interrupt Registers	
	Interrupt Operation	
	Interrupt Priority	
	Priority Levels	
	Priority Control Registers.	
	External Interrupt	
	Comparator Interrupt	
	A/D Converter Interrupt	100
	Timer/Counter Interrupt	101
	Time Base Interrupts	
	I ² C Interface Interrupt	
	UART Interface Interrupt	
	LVD Interrupt	
	Interrupt Wake-up Function	
	Programming Considerations	
25	Input/Output Ports	
	Input/Output Port Overview	
	Register Description	
	PnM0/PnM1 Registers – Port Mode Registers	
	P0WAKE Register – Port 0 Wake-up	
	SRCR Register – Slew Rate Control	
	Pin-remapping Function	
	PRM Register – Pin-remapping Control Register	
	I/O Pin Structures	



	Quasi-bidirectional I/O Push-pull Output Open-drain Output Input Only	111 111 111
	Programming Considerations	112
26	Timer/Event Counters	113
	Timer/Event Counter Summary	113
27	Timer/Event Counters 0, 1	114
	Introduction	
	Timer 0/Timer 1Register Description	114
	Mode 0 – 13-bit Counter/Timer Mode Operation	
	Mode 1 – 16-bit Counter/Timer Mode Operation	
	Mode 2 – 8-bit Auto-reload Counter/Timer Mode Operation	121
	Mode 3 – Two 8-Bit Timers/Counters Mode Operation – Timer 0 Only	122
28	Timer 2 with Additional 4-channel PCA	. 123
	Introduction	
	Timer 2	
	Timer function	-
	Event Counter function	125
	Gated Timer function	125
	Timer 2 with PCA	
	Timer 2 Register Description	127
	Capture Modes	
	Capture On Edge Mode	
	Capture On Write Mode	
	Compare Modes Compare Mode 0	
	Compare Mode 1	
	Reload Mode	
	Programmable Clock Output Mode	134
29	Analog to Digital Converter – ADC	. 135
	A/D Overview	
	A/D Converter Register Description	
	A/D Converter Data Registers – ADRL, ADRH	
	A/D Converter Control Registers – ADCR0, ADCR1, ADCR2, ADPGA	
	A/D Operation	
	A/D Converter Clock Source	
	A/D Input Pins	
	Temperature Sensor	



	A/D Reference Voltage Source	142
	Summary of A/D Conversion Steps	143
	A/D Conversion Timing	144
	Programming Considerations	144
	A/D Transfer Function	
30	Voltage Reference Generator	146
50	Voltage Reference Generator Operation	
31	Comparator	
	Comparator Operation	147
	Comparator Registers	148
	Comparator Interrupt	150
	Comparator Reset Function	150
	Programming Considerations	150
32	I ² C Serial Interface	151
	I ² C Interface Operation	
	I ² C Registers	
	I ² C Bus Communication	
	I ² C Bus Start Signal	
	Slave Address	. 157
	I ² C Bus Read/Write Signal	. 157
	I ² C Bus Slave Address Acknowledge Signal	. 157
	I ² C Bus Data and Acknowledge Signal	
	I ² C Status Codes	. 159
33	UART Serial Interface – UART0	164
	UART Overview	164
	UART0 Features	
	Basic UART Data Transfer Scheme	. 164
	UART0 Operating Description	
	UART0 External Pin Interfacing	
	UART0 Register Description	
	UART0 Operating Modes	
	UART0 Multiprocessor Communication UART0 Baud Rate Setup	
34	Instruction Set	
	Introduction	
	Read-Modify-Write Instruction	179



35	Package Information	180
	20-pin SOP (300mil) Outline Dimensions	181
	20-pin SSOP (150mil) Outline Dimensions	182
	24-pin SOP (300mil) Outline Dimensions	183
	24-pin SSOP (150mil) Outline Dimensions	184
	28-pin SOP (300mil) Outline Dimensions	185
	28-pin SSOP (150mil) Outline Dimensions	186



List of Tables

Program Memory Register List	34
FMAR0 Register – Flash Program Memory Address Register 0	
FMAR1 Register – Flash Program Memory Address Register 1	
FMAR2 Register – Flash Program Memory Address Register 2	
FMDR Register – Flash Program Memory Data Register	
FMCR Register – Flash Program Memory Control Register	
FMKEY Register – Flash Program Memory Unlock Key Data Register	
FMSR Register – Flash Program Memory Status Register	
HT85F2262 Program Memory Contents	
HT85F2250 Program Memory Contents	
Security Bytes	
General Purpose Data RAM, 20H~2FH, Bit Address Map	
Special Function Register Bit Addresses Map	
Special Function Register Map	
DPS Register – Data Pointer Select Register	
DPC Register – Data Pointer Control Register	
PSW Register – Program Status Word Register	
Crystal Recommended Capacitor Values	
System Clock Control Register – SCCR	
High Speed Oscillator Control Register – HSOCR	
HIRC Frequency Select Control Register – HFSCR	
Low Speed Oscillator Control Register – LSOCR	
PCON Register – Power Control Register	
WDT Register Contents	
IEN0 Register	
IEN1 Register	
WDTREL Register	
WDTCR Register	
IP0 Register	
Watchdog Timer Enable/Disable Control	
LVDCR Register	
Reset Source Summary	72
RSTSRC Register	
LVRCR Register	
IP0 Register	
T2CON1 Register	78
CP0CR Register	79
Software Reset Summary	79
SRST Register	80
WDTCR Register	
LVRCR Register	81
Interrupt Register Bit Naming Conventions	
Interrupt Register Contents	. 88



IEN0 Register	
IEN1 Register	
IEN2 Register	
IEN3 Register	
IRCON Register	
T2CON Register	
IRCON2 Register	
S0CON Register	
TCON Register	
CPICR Register	
I2CCON Register	
Low byte of Interrupt Priority Register 0: IP0	
High byte of Interrupt Priority Register 0: IP0H	
Low byte of Interrupt Priority Register 1: IP1	
High byte of Interrupt Priority Register 1: IP1H	
Low byte of Interrupt Priority Register 2: IP2	
High byte of Interrupt Priority Register 2: IP2H	
Low byte of Interrupt Priority Register 3: IP3	100
How byte of Interrupt Priority Register 3: IP3H	100
External Interrupt Trigger Type	101
TBCR Register	103
I/O Port Function Summary	105
I/O Register List	105
P0 Register	106
P1 Register	106
P2 Register	106
P3 Register	106
P0M0 Register	107
P0M1 Register	107
P1M0 Register	107
P1M1 Register	107
P2M0 Register	108
P2M1 Register	108
P3M0 Register	
P3M1 Register	
P0WAKE Register	
SRCR Register	
PRM Register	
Timer Function Summary	
Timer0/Timer1 Register List	
TL0 Register	
TH0 Register	
TL1 Register	
TH1 Register	
TMOD Register	
TCON Register	



	400
TMPRE Register	
13-bit Counter Data	
Timer 2 with PCA Modules Operating Modes Summary	
Timer 2 with PCA Modules I/O Pins	
Timer 2 Register List	
CCEN Register	
T2CON Register	
T2CON1 Register	
A/D Converter Register List	
A/D Data Registers	
ADCR0 Register	
ADCR1 Register	
ADCR2 Register	
ADPGA Register	
A/D Clock Period Examples	
A/D Converter Voltage Reference Select	
Internal Voltage Reference Enable/Disable Control	
Comparator Register List	
CP0CR Register	
CPHCR Register	
CPICR Register	
I ² C Register List	
I2CCON Register	
I2CLK Register	
I2CSTA Register	
I2CDAT Register	
I2CADR Register	
I ² C Status in Master Transmitter Mode	
I ² C Status in Master Receiver Mode	
I ² C Status in Slave Receiver Mode	
I ² C Status in Slave Transmitter Mode	
I ² C Status: Miscellaneous States	
UARTO Register List	
S0BUF Register – UART0 Data register	
S0CON Register – UART0 Control register	
S0RELL Register – UART0 Reload Low Register	
S0RELH Register – UART0 Reload High Register	
SPPRE Register – UART Clock Prescaler Register	
SBRCON Register	
PCON Register	
UART0 Operating Modes	
Notes on Data Addressing Modes	
Notes on Program Addressing Modes	
Arithmetic Operations	
Logic Operations	177



Data transfer Operations	178
Program Branches	
Boolean Manipulation	180



List of Figures

Stack Block Diagram	30
Program Memory Structure	32
Unlock Procedure Flowchart	38
Page Erase Flowchart	39
Byte Read Flowchart	40
Byte Write Flowchart (FMCR.0=1, FMCR.6=0)	41
Byte Write Flowchart (FMCR.0=1, FMCR.6=1)	42
Internal Data Memory Structure	47
HT85F2262/HT85F2250 XDATA	48
DPTRn Registers Control Block Diagram	52
Crystal/Resonator Oscillator – HXT	57
System Clock Configurations	59
Watchdog Timer	65
Watchdog Timer Refresh Operation	70
Power-On Reset Timing	74
Interrupt Structure	95
Quasi-bidirectional I/O Structure	111
Push-pull Output Structure	112
Open-drain Output Structure	112
Input Only Structure	112
Mode 0 and Mode 1 Block Diagram – Timer 0, 1	121
Mode 2 Block Diagram – Timer 0, 1	122
Mode 3 Block Diagram – Timer 0	123
Timer 2 with PCA Modules Block Diagram	125
Capture Modes Block Diagram	130
Compare Mode 0 – Module 0~3	131
Compare Match Mode 0 Timing Diagram – T2CM=0	132
Compare Mode 1 – Module0~3	132
Compare Match Mode 1 Timing Diagram – T2CM=1	133
Reload Mode – Module 0	
Timer2 Clock Output Block Diagram	135
Programmable Clock Output Timing Diagram – Module 0	
A/D Converter Structure	
Temperature vs Voltage Diagram	143
A/D Conversion Timing	145
Ideal A/D Transfer Function (PGA Gain=1)	146
Voltage Reference Generator Block Diagram	147
Comparator 0	148
I ² C Master Slave Bus Connection	152
I ² C Interface Operation Flow	152
I ² C Block Diagram	
I ² C Bus Initialisation Flow Chart	157
I ² C Communication Timing Diagram	159



Basic UART Data Transfer Diagram (n=0)
UART 0 Block Diagram
UART0 Mode 0 Timing Diagram
UART0 Mode 1 Timing Diagram
UART0 Mode 2 Timing Diagram
UART0 Mode 3 Timing Diagram
UARTO Baud Rate Generator



1 Features

CPU Features

- Operating Voltage:
 - $f_{SYS} = 8MHz: 2.2V \sim 5.5V$
 - $f_{SYS} = 12MHz: 2.7V \sim 5.5V$
 - $f_{SYS} = 16MHz: 3.3V \sim 5.5V$
 - $f_{SYS} = 24MHz$: 4.5V~5.5V
- High performance 1-T architecture 8051 core
- Up to 24MIPS with 24MHz system clock at V_{DD} =5V
- Flexible Power-down and wake-up functions to reduce power consumption
- Oscillator types:
 - External high frequency crystal HXT
 - Internal high frequency RC HIRC
 - Internal low frequency RC LIRC
- Multi-mode operation: Normal, Idle and Power-Down Modes
- Fully integrated internal 12/16/20MHz oscillator requires no external components
- 8051 compatible instruction set
- Dual 16-bit data pointers with addition arithmetic operation



Peripheral Features

- Program Memory Capacity: 8K×8 ~ 16K×8
- Data Memory Capacity: 448×8
- Watchdog Timer function
- Up to 25 bidirectional I/O lines
- Two pin-shared external interrupts
- Three 16-bit programmable Timer/Counters
- 16-bit Programmable Counter Array with 4 Capture/Compare Modules
- Multi-channel 12-bit resolution A/D converter
- I²C Interface
- One UART Interface
- One Comparator function
- Single Time-Base function for generation of fixed time interrupt signal
- Internal Temperature Sensor
- Low voltage reset function
- Low voltage detect function
- Wide range of available package types



2 General Description

The HT85F2250 and HT85F2262 are A/D Flash type low pin count 1-T architecture 8051 based microcontrollers. These devices are designed for general use, however in having an internal A/D converter, they can directly interface to analog signals, such as those from sensors. Offering users the convenience of Flash Memory multi-programming features, these devices also include a wide range of functions and features.

Analog features include a multi-channel 12-bit A/D converter and a comparator. Multiple timers provide timing, capture, event counting and programmable clock output functions. Communication with the outside world is provided for in the way of I²C and UART interface functions, popular interfaces which provide designers with a means of easy communication with external peripheral hardware. Protective features such as an internal Watchdog Timer, Low Voltage Reset and Low Voltage Detector and excellent noise immunity and ESD protection ensure that reliable operation is maintained in hostile electrical environments.

A full choice of external and internal low and high speed oscillator functions are provided with the internal oscillators requiring no external components for their implementation. The ability to operate and switch dynamically between a range of operating modes using different clock sources gives users the ability to optimise microcontroller operation and minimise power consumption.

The inclusion of flexible I/O programming features, Time-Base function along with many other features ensure that the devices will find excellent use in applications such as sensor signal processing, motor driving, industrial control, consumer products and subsystem controllers in addition to many others.

As these MCUs are Flash memory type devices, they offer offer the advantages of easy and effective in-circuit program updates. In addition, an EV chip, in the form of the HT85V2262 device, with its OCDS (On-Chip Debug Support) interface, is supplied for full in-circuit emulation purposes.



3 Selection Table

Most features are common to all devices, the main feature distinguishing them is Program Memory capacity. The following table summarises the main features of each device.

Part No.	V _{DD}	Program Memory	Data Memory	I/O	Ext. Interrupt	16-bit Timer	16-bit PCA	Time Base
HT85F2250	2.2V~5.5V	8K×8	448×8	25	2	3	CCU×4	1
HT85F2262	2.2V~5.5V	16K×8	448×8	25	2	3	CCU×4	1


Part No.	A/D	Comparator	I ² C	UART	Temp. Sensor	Package
HT85F2250	12-bit×9	1	\checkmark	1	\checkmark	20/24/28 SOP/SSOP
HT85F2262	12-bit×9	1	\checkmark	1	\checkmark	20/24/28 SOP/SSOP

Note: CCU stands for Compare/Capture Unit.




4 Block Diagram

The following block diagram illustrates the main functional blocks.














- **Note:** 1. If the pin-shared pin functions have multiple outputs simultaneously, its pin names at the right side of the "/" sign can be used for higher priority.
 - 2. Both real IC and OCDS EV IC share the same package.
 - 3. The TDA and TCK pins are the OCDS delicated pins and only available for the HT85V2262 device which is the OCDS EV chip for both the HT85F2262 and HT85F2250 devices.



6 Pin Descriptions

With the exception of the power pins, all pins on these devices can be referenced by their Port name, e.g. P0.0, P0.1 etc, which refer to the digital I/O function of the pins. However these Port pins are also shared with other function such as the Analog to Digital Converter, Serial Port pins etc. The function of each pin is listed in the following table, however the details behind how each pin is configured is contained in other sections of the datasheet.

Pin Name	Function	OPT	I/T	0/Т	Description
P0.0/ICPDA/TDA	P0.0	P0M0 P0M1 P0WAKE	ST	смоз	General purpose I/O. Register selected I/O mode and wake-up.
P0.0/ICPDA/TDA P0.1/OSC1 P0.2/OSC2 P0.3/CP0+ P0.4/CP0- P0.5/[CC2] P0.6/[CC3] P0.7/[CC0]	ICPDA	—			ICP Data Input/Output
	TDA	POM0 POM1 POWAKE ST CMOS General purpose I/O. Register selected I/O mode and wal ICP Data Input/Output Debug Data Input/Output, only for EV chip POM0 POM1 POM4KE ST CMOS General purpose I/O. Register selected I/O mode and wal Debug Data Input/Output, only for EV chip POM0 POM1 POWAKE ST CMOS General purpose I/O. Register selected I/O mode and wal POWAKE HSOCR HXT — HXT pin POM0 POW1 POWAKE ST CMOS General purpose I/O. Register selected I/O mode and wal POWAKE POM0 POWAKE ST CMOS General purpose I/O. Register selected I/O mode and wal POWAKE POM0 POM1 POW1 POM1 POM1 POM1 POM4 ST CMOS General purpose I/O. Register selected I/O mode and wal POWAKE POM0 POM1 POM4 POM4 POM4 POM4 POM4 POM4 POM4 POM4	Debug Data Input/Output, only for EV chip		
P0.1/OSC1	P0.1	P0M1	ST	CMOS	General purpose I/O. Register selected I/O mode and wake-up.
	OSC1	HSOCR	HXT	—	HXT pin
P0.2/OSC2	P0.2	P0M1	ST	CMOS	General purpose I/O. Register selected I/O mode and wake-up.
	OSC2	HSOCR	—	HXT	HXT pin
P0.3/CP0+	P0.3	P0M1	ST	CMOS	General purpose I/O. Register selected I/O mode and wake-up.
	CP0+	CP0CR	AN	—	Comparator 0 Non-Inverting Input
P0.4/CP0-	P0.4	P0M1	10 11 ST CMOS General purpose I/O. Register selected I/O mode and v		
	CP0-	CP0CR	AN	_	Comparator 0 Inverting Input
P0.5/[CC2]	P0.5	P0M1	ST	CMOS	General purpose I/O. Register selected I/O mode and wake-up.
	CC2	PRM	ST	CMOS	Compare/Capture input/output for PCA module 2
P0.6/[CC3]	P0.6	P0M1	ST	СМОЅ	General purpose I/O. Register selected I/O mode and wake-up.
	CC3	PRM	ST	CMOS	Compare/Capture input/output for PCA module 3
P0.7/[CC0]	P0.7	P0M1	ST	СМОЅ	General purpose I/O. Register selected I/O mode and wake-up.
	CC0	PRM	ST	CMOS	Compare/Capture input/output for PCA module 0
P1.0/[CC1]	P1.0	-	ST	CMOS	General purpose I/O. Register selected I/O mode
	CC1	PRM	ST	CMOS	Compare/Capture input/output for PCA module 1
P1.1	P1.1	P1M0 P1M1	ST	CMOS	General purpose I/O. Register selected I/O mode
P1.2/AIN0	P1.2	P1M0 P1M1	ST	CMOS	General purpose I/O. Register selected I/O mode
	AIN0	ADCR2	AN	-	ADC Input Channel 0



Pin Name	Function	OPT	I/T	O/T	Description
P1.3/AIN6	P1.3	P1M0 P1M1	ST	CMOS	General purpose I/O. Register selected I/O mode
	AIN6	ADCR2	AN	—	ADC Input Channel 6
P1.4/AIN7	P1.4	P1M0 P1M1	ST	CMOS	General purpose I/O. Register selected I/O mode
	AIN7	ADCR2	AN	—	ADC Input Channel 7
P1.5~ P1.6	P1.5~ P1.6	P1M0 P1M1	ST	CMOS	General purpose I/O. Register selected I/O mode
P1.7/[SCL]	P1.7	P1M0 P1M1	ST	CMOS	General purpose I/O. Register selected I/O mode
	SCL	PRM	—	NMOS	I ² C Clock
P2.0/[SDA]	P2.0	P2M0 P2M1	ST	CMOS	General purpose I/O. Register selected I/O mode.
	SDA	PRM	_	NMOS	I ² C Data
	P3.0	P3M0 P3M1	ST	CMOS	General purpose I/O. Register selected I/O mode.
P3.0/RXD0/CC0	RXD0	S0CON	ST	—	UART 0 Receive Data Input
	CC0	PRM	ST	CMOS	Compare/Capture input/output for PCA module 0
				General purpose I/O. Register selected I/O mode.	
P3.1/TXD0/CC1/	TXD0	S0CON	—	CMOS	UART 0 Transmit Data Output
AIN5	CC1	PRM	ST	CMOS	Compare/Capture input/output for PCA module 1
	AIN5	ADCR2	AN	—	ADC Input Channel 5
	P3.2	P3M0 P3M1	ST	CMOS	General purpose I/O. Register selected I/O mode.
P3.2/INT0/CC2	INTO	IEN0 TCON	ST	_	External Interrupt 0 Input
	CC2	PRM	ST	CMOS	Compare/Capture input/output for PCA module 2
	P3.3	P3M0 P3M1	ST	CMOS	General purpose I/O. Register selected I/O mode.
P3.3/INT1/CC3/ VREF	INT1	IEN0 TCON	ST	_	External Interrupt 1 Input
	CC3	PRM	ST	CMOS	Compare/Capture input/output for PCA module 3
	VREF	ADCR1	AN	—	Reference Voltage for ADC
	P3.4	P3M0 P3M1	ST	CMOS	General purpose I/O. Register selected I/O mode.
P3.4/T0/SDA/ AIN1	Т0	_	ST	—	Timer 0 External Input
	SDA	PRM	_	NMOS	I ² C Data
	AIN1	ADCR2	AN	—	ADC Input Channel 1
	P3.5	P3M0 P3M1	ST	CMOS	General purpose I/O. Register selected I/O mode.
P3.5/T1/SCL/ AIN2	T1	_	ST	_	Timer 1 External Input
	SCL	PRM	—	NMOS	I ² C Clock
	AIN2	ADCR2	AN		ADC Input Channel 2
	P3.6	P3M0 P3M1	ST	CMOS	General purpose I/O. Register selected I/O mode.
P3.6/T2/AIN3	T2	_	ST	-	Timer 2 External Input or Timer 2 programming clock output
	AIN3	ADCR2	AN	—	ADC Input Channel 3



Pin Name	Function	ОРТ	I/T	O/T	Description
	P3.7	P3M0 P3M1	ST	CMOS	General purpose I/O. Register selected I/O mode.
P3.7/T2EX/	T2EX	_	ST	_	Timer 2 capture trigger
C0OUT/AIN4	C0OUT	CP0CR	—	CMOS	Comparator 0 Output
	AIN4	ADCR2	AN		ADC Input Channel 4
RESET/ICPCK/	RESET		ST		Reset pin
	ICPCK	—	ST		ICP Clock Input
	TCK		ST	_	Debug Clock Input, only for EV chip
VDD	VDD		PWR		Positive Power supply for CORE
VSS	VSS		PWR		Negative Power supply
Note: I/T: Input type; O/T: Output type					

OPT: Optional by register option PWR: Power; ST: Schmitt Trigger input CMOS: CMOS output; NMOS: NMOS output AN: Analog input pin HXT: high frequency crystal oscillator

Where devices exist in more than one package type the table reflects the situation for the package with the largest number of pins. For this reason not all pins described in the table may exist on all package types.

Absolute Maximum Ratings

Supply Voltage	V_{SS} -0.3V to V_{DD} +6.0V
Input Voltage	
Storage Temperature	
Operating Temperature	-40°C to 85°C
I _{OL} Total	150mA
I _{OH} Total	-100mA
Total Power Dissipation	

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.



8 D.C. Characteristics

Symbol	Paramotor		Test Conditions	Min.	Turn	Max	Unit
Symbol	Parameter	VDD	Conditions	wiin.	Тур.	Max.	Unit
			f _{osc} = f _{sys} = 12MHz HFSCR[1:0]=00b	2.7	_	5.5	
V _{DD1}	Operating Voltage (High Frequency Internal RC OSC)	_	f _{osc} = f _{sys} = 16MHz HFSCR[1:0]=10b	3.3	_	5.5	V
			f _{osc} = f _{sys} = 20MHz HFSCR[1:0]=11b	4.5	_	5.5	
			f _{OSC} = f _{SYS} = 8MHz	2.2	_	5.5	
,	Operating Voltage		f _{osc} = f _{sys} = 12MHz	2.7		5.5	
V _{DD2}	(Crystal OSC)	-	f _{osc} = f _{sys} = 16MHz	3.3		5.5	V
			f _{osc} = f _{sys} = 24MHz	4.5	_	5.5	
		3V	No load, $f_{OSC} = f_{SYS} = 12MHz$,		8	12	
		5V	ADC off, WDT enable		16	25	mA
	Operating Current (High Frequency Internal RC OSC)	5V	No load, $f_{OSC} = f_{SYS} = 16MHz$, ADC off, WDT enable	_	20	30	mA
		5V	No load, $f_{OSC} = f_{SYS} = 20MHz$, ADC off, WDT enable	_	28	40	mA
		3V	No load, f _{OSC} = f _{SYS} = 8MHz,		6.0	8.5	س ۸
		5V	ADC off, WDT enable	_	12.5	20	mA
1000 ·		3V	No load, fosc = f _{SYS} = 12MHz,		8	12	mA
	Operating Current	5V	ADC off, WDT enable		16	25	
	(Crystal OSC)	5V	No load, $f_{OSC} = f_{SYS} = 16MHz$, ADC off, WDT enable	_	20	30	mA
		5V	No load, $f_{OSC} = f_{SYS} = 24MHz$, ADC off, WDT enable	_	28	40	mA
	Stanby Current	3V				1.5	
STB1	(Power-Down mode) (HIRC off, HXT off)	5V	No load, All peripherals off			2.5	μA
STB2	Stanby Current (Idle)	3V	No load, f _{OSC} = 4MHz (Crystal OSC) f _{SYS} off, ADC off, LVD/LVR disable,		1.5	2.5	mA
0152	(HIRC off, HXT on)	5V	WDT enable	—	3.5	5.0	
VIL1	Input Lo <u>w Voltage</u> (except RESET pin)	_	quasi-bidirection mode	0		0.2V _{DD}	V
V _{IH1}	Input High Voltage (except RESET pin)	_	quasi-bidirection mode	0.8V _{DD}		V _{DD}	V
V _{IL2}	I <u>nput Lo</u> w Voltage (RESET pin)	_	_	0		0.4V _{DD}	V
V _{IH2}	I <u>nput Hig</u> h Voltage (RESET pin)	_	_	0.9V _{DD}	_	V _{DD}	V
		2.2V		3.0	6.0	_	
OL	I/O Port Sink Current	3.3V	V _{OL} =0.4V	4.5	9.0	_	mA
		5.0V]	6.0	12.0		
		2.2V		-0.5	-1.0		
OH1	I/O Port Source Current (push-pull mode)	3.3V	V _{OH} =0.9V _{DD}	-1.0	-2.0	—	mA
		5.0V		-2.0	-4.0	_	



Symbol	Parameter		Test Conditions	Min.	Tun	Max.	Unit
Symbol	Parameter	VDD	Conditions	IVIII.	Тур.	wax.	Unit
	I/O Port Source Current	2.2V		-20	-40	_	
I _{OH2}	(Quasi-bidirection Mode)	3.3V	V _{OH} =0.9V _{DD}	-40	-80	—	μA
		5.0V		-80	-160	_	
IIL	Logical 0 Input Current (Quasi-bidirection Mode)	5V	V _{IN} =0.4V	_	—	-50	μA
ITL	Logical 1 to 0 Transition Current (Quasi-bidirection Mode)	5V	V _{IN} =2.4V	_	_	-950	μA
lu	Input Leakage Current (Input Mode)	5V	0.45V <v<sub>IN<v<sub>DD-0.3</v<sub></v<sub>	_	_	±1	μA
V_{BG}	Bandgap Reference with Buffer Voltage	_	_	-3%	1.1	+3%	V
I _{BG}	Additional Power Consumption if Reference with Buffer is used	_	_	_	200	300	μA
I _{LVR}	Additional Power Consumption if	3V	LVR enable	—	75	100	μA
ILVR	LVR is used	5V		—	75	100	μΑ
ILVD	Additional Power Consumption if	3V	LVD enable		75	100	μA
1200	LVD is used	5V			75	100	μ. τ
V _{LVR1}	-		LVR Enable, 2.1V select	_	2.1	-	
V _{LVR2}	Low Voltage Reset Voltage		LVR Enable, 2.55V select	-5%	2.55	+5%	V
V _{LVR3}	Low voltage Reset voltage		LVR Enable, 3.15V select	-070	3.15	1070	
V_{LVR4}			LVR Enable, 4.0V select		4.0		
V_{LVD1}			LVD Enable, 2.0V Select		2.0		
V_{LVD2}			LVD Enable, 2.2V Select		2.2		
V _{LVD3}			LVD Enable, 2.4V Select		2.4	1	
V _{LVD4}	Low Voltage Detector Voltage		LVD Enable, 2.7V Select	50/	2.7	. 50/	
V _{LVD5}		—	LVD Enable, 3.0V Select	-5%	3.0	+5%	V
V _{LVD6}			LVD Enable, 3.3V Select	-	3.3	-	
V _{LVD7}			LVD Enable, 3.6V Select		3.6		
V _{LVD8}			LVD Enable, 4.2V Select	-	4.2		



9 A.C. Characteristics

							Ta=25°C
Symbol	Parameter		Test Conditions	Min.	Тур.	Max.	Unit
Cymbol	i didiliciti	VDD	Conditions		iyp.	max.	onit
		2.2V~5.5V		0.4	—	8	
£	System clock	2.7V~5.5V		0.4	_	12	MHz
f _{SYS1}	(Črystal OSC)	3.3V~5.5V		0.4	_	16	
		4.5V~5.5V		0.4	_	24	
f _{SYS2}		2.7V~5.5V	Ta=25°C HFSCR[1:0]=00b		12	+3%	
	System clock (High Frequecny Internal RC Oscillator)	3.3V~5.5V	Ta=25°C HFSCR[1:0]=10b	-3%	16		MHz
		4.5V~5.5V	Ta=25°C HFSCR[1:0]=11b		20		
furc	22kHz Internal BC Oppillator	z Internal RC Oscillator		-10%	32	+10%	kHz
ILIRC	SZKHZ IIITEITIAI RC OSCIIIATOI	2.2V~5.5V	Ta= -40°C~85°C	-50%	32	+60%	KUZ
f _{HIRC}	12/16/20MHz Internal RC Oscillator	2.2V~5.5V	Ta=25°C HFSCR[1:0]=00b	-3%	12	+3%	MHz
		2.2V~5.5V	f _{sys} =8MHz	0	—	2	
f _{TIMER}	Timer Input Frequency (T0~T2)	3.3V~5.5V	f _{sys} =16MHz	0	—	4	MHz
		4.5V~5.5V	f _{sys} =24MHz	0	_	6	
t _{RES}	External Reset Minimum Low Pulse Width	_	—	1	3.3	5	μs
t _{sst}	System Start-up Timer Period (Power-up or Wake-up from Power-Down Mode when the Main Oscillator is off or System Clock is Switching between HXT and HIRC)	_	f _{sys} =HXT or HIRC	_	1024	_	tsys
t RSTD	System Reset Delay Time (LVR Reset)	—	—	16	32	64	ms
t _{SRESET}	Software Reset Width to Reset	—	_	45	90	120	μs
t _{нто}	HIRC Turn On Period	2.2V~5.5V	HIRC OFF \rightarrow ON	_	200	_	μs
tint	External Interrupt Minimum Pulse Width	—	MCU is in normal mode or Idle mode	_	4	_	tsys
t _{LVR}	Low Voltage Width to Reset	_	_	120	240	480	μs



10 ADC Electrical Characteristics

			Test Conditions		-		
Symbol	Parameter	VDD	Conditions	Min.	Тур.	Max.	Unit
AV _{DD}	A/D Converter Operating Voltage	_	—	2.7	_	5.5	V
VADI	A/D Converter Input Voltage	—	VREF available	0	—	V _{REF}	V
VADI	AD converter input voltage	—	VREF not available	0	—	AV _{DD}	v
V_{REF}	A/D Converter Reference Voltage	—	_	2	—	AVDD	V
DNL	Differential Non-linearity		AV_{DD} =5V V _{REF} =AV _{DD} t _{ADCK} =0.5µs	-2		+2	LSB
INL	Integral Non-linearity	—	AV _{DD} =5V V _{REF} =AV _{DD} t _{ADCK} =0.5µs	-4		+4	LSB
L	Additional Power Consumption if A/D	3V	No load,	—	1.00	1.40	mA
ADC	Converter is used	5V	tadck=0.5µs	—	1.30	2.00	mA
t _{ADCK}	A/D Converter Clock Period	—	—	0.5	—	10	μs
tadc	A/D Conversion Time (Include Sample and Hold Time)	_	12 bit ADC	_	16	_	t adck
t _{ADS}	A/D Converter Sampling Time		_	_	4	_	t ADCK
t _{ON2ST}	ADC on to ADC start	_	_	2	_	_	μs



11 Comparator Electrical Characteristics


Ta=25°										
Ourseland.	Demonster		Test Conditions	Min	True	Mary	Unit			
Symbol	Parameter	VDD	Conditions	Min.	Тур.	Max.	Unit			
_	Comparator operating voltage	_	—	2.2	—	5.5	V			
_	Comparator operating current	5V	LVDCR=00h, ADCR1=08h, i.e. select internal bandgap voltage output (x2) as VREFI		_	10	μA			
—	Comparator power-down current	5V	Comparator disable	—	—	0.1	μA			
V _{CMPOS}	Comparator input offset voltage	5V	—	-10	—	+10	mV			
V _{HP1}	Positive Hysteresis 1	5V	CP0HP[1:0]=00b		0	1	mV			
V _{HP2}	Positive Hysteresis 2	5V	CP0HP[1:0]=01b	3	6	10	mV			
V _{HP3}	Positive Hysteresis 3	5V	CP0HP[1:0]=10b	6	13	20	mV			
V _{HP4}	Positive Hysteresis 4	5V	CP0HP[1:0]=11b	12	25	40	mV			
V _{HN1}	Negative Hysteresis 1	5V	CP0HN[1:0]=00b		0	1	mV			
V _{HN2}	Negative Hysteresis 2	5V	CP0HN[1:0]=01b	3	6	10	mV			
V _{HN3}	Negative Hysteresis 3	5V	CP0HN[1:0]=10b	6	13	20	mV			
V _{HN4}	Negative Hysteresis 4	5V	CP0HN[1:0]=11b	12	25	40	mV			
V _{CM}	Comparator common mode voltage range	_	—	Vss	_	V _{DD} - 1.4V	V			
Aol	Comparator open loop gain	_	—	60	80	—	dB			
t _{PD}	Comparator response time	3V 5V	With 100mV overdrive (Note)	_	4	_	μs			

Note: Measured with comparator one input pin at $V_{CM}=(V_{DD}-1.4)/2$ while the other pin input transition from V_{SS} to $(V_{CM} + 100 \text{mV})$ or from V_{DD} to $(V_{CM} - 100 \text{mV})$.



12 Power on Reset Electrical Characteristics

						Та	a=25°C
Symphol	Devemeter	Те	Min.	Trum	Mey	11	
Symbol	Parameter	V _{DD}	Conditions	IVIII.	Тур.	Max.	Unit
VPOR	V_DD Start Voltage to ensure Power-on Reset	_	—	_		100	mV
RRPOR	V_DD Rising Rate to ensure Power-on Reset	_	—	0.035		—	V/ms
tpor	Minimum Time for V_{DD} stays at V_{POR} to ensure Power-on Reset	_	_	1	_	_	ms



13 System Architecture

A key factor in the high-performance features of the Holtek range of microcontrollers is attributed to their internal system architecture. The range of devices take advantage of the usual features found within 8051-based microcontrollers providing increased speed of operation and enhanced performance. The pipelining scheme is implemented in such a way that instruction fetching and instruction execution are overlapped, hence most instructions are effectively executed in one clock cycle, with the exception of branch or call instructions. Compared with classic MCU architecture, the 8051-based core runs at a much higher speed and with greatly reduced power consumption. An 8-bit wide ALU is used in practically all operations of the 8051 compatible instruction set. It carries out arithmetic operations, logic operations, rotation, increment, decrement, branch decisions, etc. The internal data path is simplified by moving data through the Accumulator and the ALU. Certain internal registers are implemented in the Data Memory and can be directly or indirectly addressed. The simple addressing methods of these registers along with additional architectural features ensure that a minimum of external components is required to provide a functional I/O and A/D control system with maximum reliability and flexibility.




14 Program Counter

During program execution, the Program Counter is used to keep track of the address of the next instruction to be executed. It is automatically incremented by one each time an instruction is executed except for instructions, such as "JMP" or "CALL" that demand a jump to a non-consecutive Program Memory address.

When executing instructions requiring jumps to non-consecutive addresses such as a jump instruction, a subroutine call, interrupt or reset, etc., the microcontroller manages program control by loading the required address into the Program Counter. For conditional skip instructions, once the condition has been met, the next instruction, which has already been fetched during the present instruction execution, is discarded and a dummy cycle takes its place while the correct instruction is obtained.

15 Stack

This is a special part of the memory which is used to save the contents of the Program Counter only. The stack is located in the 256 byte Internal Data Memory; therefore, the depth can be extended up to 256 levels. The activated level is indexed by the Stack Pointer, SP, and is neither readable nor writeable. At a subroutine call or interrupt acknowledge signal, the contents of the Program Counter are pushed onto the stack. At the end of a subroutine or an interrupt routine, signaled by a return instruction, RET or RETI, the Program Counter is restored to its previous value from the stack. After a device reset, the Stack Pointer will point to the location 0x07, the top of the stack. Note that if the data memory has been used as the stack area, it should not be used as general purpose Data RAM.



Stack Block Diagram

If the stack is full and an enabled interrupt takes place, the interrupt request flag will be recorded but the acknowledge signal will be inhibited. When the Stack Pointer is decremented, by RET or RETI, the interrupt will be serviced. This feature prevents stack overflow allowing the programmer to use the structure more easily. However, when the stack is full, a CALL subroutine instruction can still be executed which will result in a stack overflow. Precautions should be taken to avoid such cases which might cause unpredictable program branching.



16 Arithmetic and Logic Unit – ALU

The arithmetic-logic unit or ALU is a critical area of the microcontroller that carries out arithmetic and logic operations of the instruction set. Connected to the main microcontroller data bus, the ALU receives related instruction codes and performs the required arithmetic or logical operations after which the result will be placed in the specified register. As these ALU calculation or operations may result in carry, borrow or other status changes, the status register will be correspondingly updated to reflect these changes. The ALU supports the following functions:

- Arithmetic operations: ADD, ADDC, SUBB, DA, MUL, DIV
- Logic operations: ANL, ORL, XRL, CLR, CPL
- Rotation: RL, RLC, RR, RRC, SWAP
- Increment and Decrement: INC, DEC
- Branch decision: JC, JNC, JB, JNB, JBC, ACALL, LCALL, RET, RETI, AJMP, SJMP, JMP, JZ, JNZ, CJNE, DJNZ



17 Flash Program Memory


The Program Memory is the location where the user code or program is stored. For these devices the Program Memory is Flash type, which means it can be programmed and re-programmed a large number of times, allowing the user the convenience of code modification on the same device. By using the appropriate programming tools, these Flash devices offer users the flexibility to conveniently debug and develop their applications while also offering a means of field programming and updating.

Structure

The Program Memory has a capacity from 8K×8 to 16K×8. The Program Memory is addressed by the Program Counter and also contains data, table information and interrupt entries. Table data, which can be setup in any location within the Program Memory, is addressed by a separate table pointer register.

Special Vectors

Within the Program Memory, certain locations are reserved for the reset and interrupts. The location 0000H is reserved for use by the device reset for program initialisation. After a device reset is initiated, the program will jump to this location and begin execution.



Program Memory Structure



In-Circuit Programming – ICP

The provision of Flash type Program Memory provides the user with a means of convenient and easy upgrades and modifications to their programs on the same device. As an additional convenience, Holtek has provided a means of programming the microcontroller in-circuit using a four-line serial interface. This provides manufacturers with the possibility of manufacturing their circuit boards complete with a programmed or un-programmed microcontroller, and then programming or upgrading the program at a later stage. This enables product manufacturers to easily keep their manufactured products supplied with the latest program releases without removal and re-insertion of the device.

The Holtek Flash MCU to Writer Programming Pin correspondence table is as follows:

Holtek Writer Pins	MCU Programming Pins	Function		
ICPDA	P0.0/ICPDA	Programming Serial Data/Address		
ICPCK	RESET/ICPCK	Programming Serial Clock		
VDD	VDD	Power Supply		
VSS	VSS	Ground		

The Program Memory can be programmed serially in-circuit using the interface on pins ICPDA and ICPCK. Data is downloaded and uploaded serially on a single pin with an additional line for the clock. Two additional lines are required for the power supply. The technical details regarding the in-circuit programming of the device are beyond the scope of this document and will be supplied in supplementary literature. The Flash Program Memory Read/Write function is implemented using a series of registers.

On-Chip Debug Support – OCDS

An EV chip, HT85V2262, is provided which includes all the HT85F2262 functions as well as an "On-Chip Debug" interface for emulation of the HT85F2262/2250 devices. To minimise the difference between the real IC (the volume-production version) and the EV chip (the device with the debug interface), a protocol converter is implemented to translate the external 2-wire connections (TCK and TDA) into 4 internal JTAG signals (TCK, TMS, TDI and TDO) and vice versa. Users can use the EV chip device to emulate the real chip device behavior by connecting the TDA and TCK pins to the related Holtek development tools. The TDA pin is the OCDS Data/ Address input/output pin while the TCK pin is the OCDS clock input pin. When users use the EV chip for debugging, other functions which are shared with the TDA and TCK pins in the actual MCU device will have no effect in the EV chip. However, the two OCDS pins which are pin-shared with the ICP programming pins are still used as the Flash Memory programming pins for ICP. For a more detailed OCDS description, refer to the corresponding user's guide.

In-Application Programming – IAP

An In-Application Programming interface is provided to allow the end user's application to erase and reprogram the user code memory. No extra code memory block (bootloader) is required to update the firmware or non-volatile data. Firmware for the IAP and the code memory to be updated are physically on the same IP. Users could update firmware or non-volatile data except for the sector where IAP is located and run. A firmware library is used to provide APIs for flash programming.



Flash Program Memory Resisters

With regard to the Flash Program Memory registers, there are three address registers, one 8-bit data register and three control registers, located in the Special Function Registers. Read and Write operations to the Flash memory are carried out in 8-bit data operations using the address and data registers and the control registers. The address registers are named FMAR0, FMAR1 and FMAR2, the data register is named FMDR, and the three control registers are named FMKEY, FMCR and FMSR. As these registers are located in Special Function Register area, they can be directly accessed in the same way as any other Special Function Register.

Register	Bit										
Name	7	6	5	4	3	2	1	0			
FMAR0	FADDR7	FADDR6	FADDR5	FADDR4	FADDR3	FADDR2	FADDR1	FADDR0			
FMAR1	FADDR15	FADDR14	FADDR13	FADDR12	FADDR11	FADDR10	FADDR9	FADDR8			
FMAR2	INBLK	FADDR22	FADDR21	FADDR20	FADDR19	FADDR18	FADDR17	FADDR16			
FMDR	FDAT7	FDAT6	FDAT5	FDAT4	FDAT3	FDAT2	FDAT1	FDAT0			
FMKEY	FMKEY7	FMKEY6	FMKEY5	FMKEY4	FMKEY3	FMKEY2	FMKEY1	FMKEY0			
FMCR	FMCR.7	FMCR.6	_	_	_	FMCR.2	FMCR.1	FMCR.0			
FMSR	UNLOCK	—	—		FMPF	FMSEF	FMBF	FMBUSY			

Program Memory Register List

FMAR0 Register – Flash Program Memory Address Register 0 SFR Address: FAh

Bit	7	6	5	4	3	2	1	0
Name	FADDR7	FADDR6	FADDR5	FADDR4	FADDR3	FADDR2	FADDR1	FADDR0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 Flash Program Memory address

Flash Program Memory address bit $7 \sim bit 0$

FMAR1 Register – Flash Program Memory Address Register 1 SFR Address: FBh

Bit	7	6	5	4	3	2	1	0
Name	FADDR15	FADDR14	FADDR13	FADDR12	FADDR11	FADDR10	FADDR9	FADDR8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 Flash Program Memory address

Flash Program Memory address bit $15 \sim bit 8$



FMAR2 Register – Flash Program Memory Address Register 2 SFR Address: FCh

Bit	7	6	5	4	3	2	1	0
Name	INBLK	FADDR22	FADDR21	FADDR20	FADDR19	FADDR18	FADDR17	FADDR16
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

0: Main Flash program memory area

1: Information block area

Bit 6~0 Flash Program Memory address Flash Program Memory address bit 22 ~ bit 16

When writing to the Flash Memory Address Registers, they must be written in the order of FMAR2 register first and FMAR0 register last.

FMDR Register – Flash Program Memory Data Register SFR Address: FDh

Bit	7	6	5	4	3	2	1	0
Name	FDAT7	FDAT6	FDAT5	FDAT4	FDAT3	FDAT2	FDAT1	FDAT0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 Flash Program Memory Data register

Flash Program Memory Data bit $7 \sim bit 0$



FMCR Register – Flash Program Memory Control Register
SFR Address: F8h

Bit	7	6	5	4	3	2	1	0	
Name	FMCR.7	FMCR.6	_	_	_	FMCR.2	FMCR.1	FMCR.0	
R/W	R/W	R/W	_	_	_	R/W	R/W	R/W	
POR	0	1	—	—	—	0	0	0	
Bit 7	 FMCR.7: Flash Memory Read/Write/Erase enable control bit 0: Disable 1: Enable As this bit is cleared automatically by hardware soon after a command is initiated, whethe MCU reads this bit it will always obtain a zero value. 								
Bit 6	 FMCR.6: Flash Memory Byte Write/Page Erase control bit 0: For an un-written byte with a value of 0xFF within a page, a write operation is allowed. But for those written bytes with any values except for 0xFF, a re-write operation is prohibited to avoid Flash errors. The writing time is shorter. 1: Before the main program executes a byte write operation, a page erase operation is automatically executed. Any location within the page is then rewritable, but the write time is longer. Note that each of the security bytes 00h~1Fh in the ID block page 0 can only be written once, the only method to release the protected bytes is by "ICP Whole Chip Erase". 							re-write r. operation ole, but the e ID block	
Bit 5~3	Unimpler	nented, rea	d as "0".						
Bit 2	FMCR.2 0: Disat 1: Enabl	: Flash Mer ble le	nory Page	Erase contr		ım.			
Bit 1	 This bit should be cleared using the application program. FMCR.1: Flash Memory Byte Read control bit 0: Disable 1: Enable This bit should be cleared using the application program. 								
D:+ 0			-						
Bit 0	0: Disat 1: Enabl	ole le	5 5	Write contract of the application of the applicatio		ım.			
Note that t should be	he valid cor		-				all other co	ombinations	



FMKEY Register – Flash Program Memory Unlock Key Data Register SFR Address: F9h

Bit	7	6	5	4	3	2	1	0
Name	FMKEY7	FMKEY6	FMKEY5	FMKEY4	FMKEY3	FMKEY 2	FMKEY 1	FMKEY 0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 Flash Memory Unlock Key Data register Unlock Data bits 7~bit 0

The FMKEY register is the Flash Memory Unlock key data register. If a correct key data sequence has been written into this register, the Flash memory will release its locked status; otherwise, the Flash memory will remain in its locked status. The correct sequence to be written is 55H, AAH, 00H and then FFH. It is recommended to write the key data sequence to the FMKEY register in four consecutive instructions. When the program memory is in an unlocked status, writing any data to the FMKEY register will result in the program memory being locked again. If there is no need to update the program memory, it's strongly recommended to lock the program memory at all times.

FMSR Register – Flash Program Memory Status Register SFR Address: E2h

SI K Auu	1033. LZII										
Bit	7	6	5	4	3	2	1	0			
Name	UNLOCK	—	—	—	FMPF	FMSEF	FMBF	FMBUSY			
R/W	R	—	—	—	R	R	R	R			
POR	0		—	—	0	0	0	0			
Bit 7	UNLOCK: Flash Memory Controller Unlock flag 0: Indicated Flash Memory Controller is locked 1: Indicated Flash Memory Controller is unlocked										
Bit 6~4	Unimplen	nented, rea	d as "0"								
Bit 3	 FMPF: Flash Memory Controller Procedure flag 0: The Flash Memory Controller Procedure Flag is cleared to 0 if FMSEF=1, or if FMBF=1 or if the IAP Procedure has ended. 1: Flash Memory Controller Procedure is corrected 										
Bit 2	0: Mani 1: Manij After a fla Memory to write a unprotect	FMSEF: Flash Memory Controller Security Error Flag 0: Manipulation of Flash Memory does not violate the security rule 1: Manipulation of Flash Memory violates the security rule After a flash memory manipulation, this bit must be checked to determine if the Flash Memory manipulation has violated the security rule or not. The security rule means to write a FFH value to SECURITY1[N] or SECURITY2[N] to set the sector N in the unprotected mode before a flash memory manipulation. Otherwise, the manipulation									
Bit 1	 violates the security rule and the FMSEF flag will be set. FMBF: Flash Memory Controller Break Flag 0: Manipulation of Flash Memory does not violate the security rules or lock rules or FMCR mode change 1: Manipulation of Flash Memory violates the security rules or lock rules or FMCR mode change 										
Bit 0		C: Flash Me rasing or re		troller Statu	is indication	n bit					




Flash Memory Read/Write Operations

The flash memory can be read from and written to using register operations. To ensure protection of application data certain protection measures have to be first carried out before any read and write operations are executed on the Flash Memory.

Unlocking the Flash Memory


Before writing data to the Flash Memory it must first be unlocked. This is implemented by writing a correct data sequence to the Flash Memory Unlock key register, FMKEY. It is recommended to write the data sequence to the FMKEY register in 4 consecutive instructions. The following flowchart illustrates the unlock procedure.





Page Erase Operation


The Flash Memory must be first unlocked before implementing a page erase procedure. The flash memory address is setup using the control registers, FMAR0, FMAR1 and FMAR2. The Flash Memory Page Erase function is selected by the control bit, FMCR.2, in the FMCR register. Setting the FMCR.7 bit high will start the Page Erase procedure. When the procedure has finished, the MCU will continue to run automatically. The following flowchart illustrates the Page Erase procedure.





Byte Read Operation


The Flash memory must be first unlocked before implementing a byte read procedure. The flash memory address is setup using the control registers, FMAR0, FMAR1 and FMAR2. The Flash Memory Page Read function is selected by the control bit, FMCR.1, in the FMCR register. When the FMCR.7 bit is set high the Byte Read procedure will be initiated. When the procedure is ready, the MCU will continue to run automatically. The following flowchart illustrates the Byte Read procedure.






Byte Write Operation

The Flash Memory must be first unlocked before implementing a Byte Write procedure. The first step is to assign the target memory page and erase it. Refer to the Page Erase Operation section for details. The Flash Memory Byte Write function is controlled by the control bits, FMCR.0 and FMCR.6, in the FMCR register. Data is first written into the FMDR register to update the Page Buffer. The Flash memory will check if the memory address has reached the page boundary. If the boundary has been reached or there is no more data, then set the FMCR.0 bit to high to enable the Byte Write function. When the FMCR.7 bit is set high the Byte Write procedure will be executed. When the procedure is ready, the MCU will continue to run automatically. The following flowchart illustrates the Byte Write procedure.



Byte Write Flowchart (FMCR.0=1, FMCR.6=0)





Byte Write Flowchart (FMCR.0=1, FMCR.6=1)



Program Memory Protection

The flash program memory is partitioned into two memory blocks. One is the main memory block and the other is the ID block. The ID block size is 64 bytes and is used to setup the protected sectors. This memory protection function is used to protect the Program Memory from improper Program, Erase or Read operations. The flash program memory is divided into several sectors according to the memory size. Each sector has a capacity of 2K bytes. The memory protection function is implemented by register control. If a value, with the exception of 0FFH, is written into the corresponding control register, the corresponding sector program memory protection function will be enabled. This program memory sector will then be unable to be programmed, erased or read by corresponding instructions. In this way, the user can select which block of the flash memory is to be protected.

Memory Protection Control Bytes

The protection of program code memory is categorised to two types: Security Type 1 and Security Type 2.

Security Type 1

Take the HT85F2262 as an example, its inhibit bytes SECURITY1[0:7] are located at the address 0x00~0x07 of the ID block page 0. If a value, with the exception of 0FFH, has been written to SECURITY1[N], this sector can not be programmed, erased or read when in the ICP mode or when executing the OCDSINSTR instruction in the OCDS mode.

With regard to the IAP program, in the OCDS mode, when using the OCDSINSTR instruction to execute the IAP program, any sector with a security mechanism can be protected from being programmed, erased or read. If the IAP program is executed when running the main program, all sectors with security or not, can be programmed, erased or read.

With regard to the MOVC instruction, in the OCDS mode, when using the OCDSINSTR instruction to execute the MOVC instruction, any sector with security mechanism can not be read. When executing the MOVC instruction in the main program, all sectors with security or not, can be read.

The following table illustrates the protection status in the OCDS/ICP/IAP/MOVC modes when the SECURITY1[0:7] bytes are written with a value other than 0FFH:

	SECURITY1[N] N=0 ~ 7		Erase	Read	Protect Sector #	Remove Protection
IC	CP	Х	Х	N/A ⁽¹⁾	N	Erase All
IAP	OCDS ⁽⁵⁾	X ⁽³⁾	Х	X ⁽⁴⁾	N	Erase All
	Main Program	O ⁽³⁾	0	0	N	Erase All
М	OCDS ⁽⁵⁾	N/	A ⁽²⁾	X ⁽⁴⁾	N	Erase All
O V C	Main Program	N//	A ⁽²⁾	Ο	Ν	Erase All

Note: (1) "N/A" means no path to read ROM code.

(2) "N/A" means without this function

(3) "X" stands for inhibited; "O" stands for enabled.

(4) If a read operation is inhibited, reading the Flash will return a fixed Flash code of 00H.

(5) In the OCDS mode, only when executing the OCDSINSTR instruction will the sectors be protected.



Security Type 2

Take the HT85F2262 as an example, its inhibit bytes SECURITY2[0:7] are located at the addresses $0x10\sim0x17$ of the ID block page 0. If a value, with the exception of 0FFH, is written to SECURITY2[N], this sector can not be programmed, erased or read when in any mode.

The following table illustrates the protection state in the OCDS/ICP/IAP/MOVC modes when the SECURITY2[0:7] bytes are written with a value other than 0FFH:

SECURITY2[N] N=0 ~ 7		Program	Erase	Read	Protect Sector #	Remove Protection
IC	P	Х	Х	N/A ⁽¹⁾	N	Erase All
IAP	OCDS ⁽⁵⁾	X ⁽³⁾	Х	X ⁽⁴⁾	N	Erase All
IAP	Main Program	X ⁽³⁾	Х	X ⁽⁴⁾	N	Erase All
Μ	OCDS ⁽⁵⁾	N/	A ⁽²⁾	X ⁽⁴⁾	N	Erase All
O V C	Main Program	N//	A ⁽²⁾	X ⁽⁴⁾	N	Erase All

Note: (1) "N/A" means no path to read ROM code.

(2) "N/A" means without this function.

- (3) "X" stands for inhibited; "O" stands for enabled.
- (4) If a read operation is inhibited, reading to the Flash will return a fixed Flash code of 00H.
- (5) In the OCDS mode, only when executing the OCDSINSTR instruction will the sectors be protected.

The following tables illustrate the corresponding address ID sectors and the inhibited bytes.

HT85F2262 Program Memory Contents

The HT85F2262 program memory is divided into 8 sectors, each with a capacity of 2k bytes.

Page	Address	Description
	0x00~0x07	SECURITY1[0]~ SECURITY1[7]
	0x08~0x0F	Not used
0	0x10~0x17	SECURITY2[0]~ SECURITY2[7]
0	0x18~0x1F	Not used
	0x20~0x2F	Reserved
	0x30~0x3F	Reserved
	0x40~0x47	Reserved
	0x48~0x4F	Reserved
1	0x50~0x57	Reserved
I	0x58~0x5F	Reserved
	0x60~0x6F	Reserved
	0x70~0x7F	Reserved



HT85F2250 Program Memory Contents

The HT85F2250 program memory is divided into 4 sectors, each with a capacity of 2k bytes.

Page	Address	Description
	0x00~0x03	SECURITY1[0]~ SECURITY1[3]
	0x04~0x0F	Not used
0	0x10~0x13	SECURITY2[0]~ SECURITY2[3]
0	0x14~0x1F	Not used
	0x20~0x2F	Reserved
	0x30~0x3F	Reserved
	0x40~0x43	Reserved
	0x44~0x4F	Reserved
1	0x50~0x53	Reserved
I	0x54~0x5F	Reserved
	0x60~0x6F	Reserved
	0x70~0x7F	Reserved

Security Bytes

Name	Description
SECURITY1[N]	Sector N Program/Erase Inhibited Bytes 0xFF: unprotected Else: protected
SECURITY2[N]	Sector N Access Inhibited Bytes 0xFF: unprotected Else: protected

Note: N=0~7

These two types of flash memory inhibited bytes, SECURITY1[N] and SECURITY2[N], are used for Program Memory protection. However, the SECURITY2[N] bytes have the higher priority. If data has be written to the SECURITY2[N] bytes, the corresponding sectors will be protected and can not be read from or written to, no matter what data is in the SECURITY1[N] bytes. Note that the Flash Memory protect function will not affect the instruction fetched by the MCU core. The accompanying table illustrates the inhibited bytes priority.

SECURITY2[N]	SECURITY1[N]	Privilege
0FFH	0FFH	Sector N is not protected Can be erased and programmed. Can be read via flash control registers (IAP and OCDS ^(note1)) or the MOVC instructions.
0FFH	Other values except 0FFH	Sector N is inhibited from Programming/Erasing Can not be erased and programmed via ICP or flash control registers (OCDS ^(note1)). Can be erased and programmed via flash control registers (IAP). Can be read via flash control registers (IAP) or the MOVC instructions.
Other values except 0FFH	х	Sector N is inhibited from Programming/Erasing/Accessing (instruction fetch is still allowed) Can not be erased and programmed via ICP or flash control registers (IAP and OCDS ^(note1)). Can not be read via ICP or flash control registers (IAP and OCDS ^(note1)) or the MOVC instructions.

Note: 1. Here "OCDS" stands for executing the OCDSINSTR instruction when in the OCDS mode.
2. Once SECURITY1[N] or SECURITY2[N] is protected, the only method to return to "unprotected state" is by "ICP Whole Chip Erase".



18 RAM Data Memory

The Data Memory is a volatile area of 8-bit wide RAM internal memory and is the location where temporary information is stored. Divided into several sections, the first of these is an area of RAM where special function registers are located. These registers have fixed locations and are necessary for correct operation of the devices. Many of these registers can be read and written to directly under program control, however, some remain protected from user manipulation. The second area of Data Memory is reserved for general purpose use. All locations within this area are read and write accessible under program control. The Data Memory also includes the Bit-Addressable Space and four Register Banks.

Structure

The Data Memory is subdivided into two blocks, Internal Data RAM (IDATA) and On-Chip External Data RAM (XDATA), which are implemented in 8-bit wide RAM. The IDATA is subdivided into two sections, known as the Upper section and the Lower section. The Upper section includes two blocks, the Special Function Registers, SFR, and the 128-byte General Purpose RAM. The Special Function Register can be accessed using direct addressing methods while the 128-byte General Purpose RAM must be accessed using indirect addressing methods.


The upper section 128-byte RAM has an address range of 80H to FFH, and is assigned to both the General Purpose memory and the Special Function Registers. Although the address range is identical these two RAM sections are physically separate, they are distinguished by their different addressing methodology. Using direct addressing instructions will point to the SFR registers while indirect addressing instructions will point to the upper 128-byte General Purpose RAM.

The lower section 128-byte RAM is dedicated to the General Purpose RAM, and consists of an 80byte General Purpose RAM section, four 8-byte register banks and 16-bytes of Bit- Addressable Space. The lower section can be accessed both by Indirect and Direct addressing methods. The 16-byte Bit-Addressable Space, which can be addressed by both byte format and 128-bit location format, is located from at the address range, 20H to 2FH. The four register banks, each of which contains eight bytes of general purpose registers, are located at the address range 00H to 1FH.

The XDATA is assigned as General Purpose Data RAM and can only be accessed using indirect addressing. The HT85F2262 and HT85F2250 have 192-bytes of XDATA.

Note that the internal data memory is also used as a software stack. The designer must initiate the stack pointer register, namely SP, in the application program.






The following diagram illustrates the memory structure and their various access methods.

Internal Data Memory Structure





Register Banks

There are four register banks, with addresses from 00H to 1FH, with each bank containing eight bytes. The active bank is selected by the control bits, RS1 and RS0, in the PSW register. It should be noted that only one bank can be enabled at any time. This total of 32 bytes are used as General Purpose data memory, which can be accessed by either direct or indirect instructions.



Bit Addressable Space

Some instructions in the 8051 language allow for single bit addressing. These single bit instructions can only be used in the bit addressable data memory area, located both in the General Purpose Data RAM and the Special Function Register area. Note that these bit addressable registers are both byte and bit addressable.

The 16 bytes bit addressable registers of the General Purpose Data RAM, located from 20H to 2FH, can address up to 128 individual bits. Each bit has its corresponding bit address from 00H to 7FH. For example, bit 0 of the 20H register is mapped to the bit address 00H, bit 7 of the 20H register is mapped to the bit address 07H and bit 7 of the 2FH register is mapped to the bit address 7FH. The accompanying table illustrates the Bit-Addressable register map description for General Purpose Data RAM, 20H ~ 2FH. Using the bit operational instruction, such as SETB or CLR on the bit address can implement operations on the corresponding bit of the register. For example:

SETB OOH	;	Set the bit 0 of the register location 20H to ``1" $$	
SETB 07H	;	Set the bit 7 of the register location 20H to "1"	
CLR 25H	;	Clear the bit 5 of the register location 24H to $``0^{\prime\prime}$,
CLR 7FH	;	Clear the bit 7 of the register location 2FH to $``0^{\prime\prime}$,

High 5-bit										
Address	0H	1H	2H	3H	4H	5H	6H	7H		
78H	0x2F.0	0x2F.1	0x2F.2	0x2F.3	0x2F.4	0x2F.5	0x2F.6	0x2F.7		
70H	0x2E.0	0x2E.1	0x2E.2	0x2E.3	0x2E.4	0x2E.5	0x2E.6	0x2E.7		
68H	0x2D.0	0x2D.1	0x2D.2	0x2D.3	0x2D.4	0x2D.5	0x2D.6	0x2D.7		
60H	0x2C.0	0x2C.1	0x2C.2	0x2C.3	0x2C.4	0x2C.5	0x2C.6	0x2C.7		
58H	0x2B.0	0x2B.1	0x2B.2	0x2B.3	0x2B.4	0x2B.5	0x2B.6	0x2B.7		
50H	0x2A.0	0x2A.1	0x2A.2	0x2A.3	0x2A.4	0x2A.5	0x2A.6	0x2A.7		
48H	0x29.0	0x29.1	0x29.2	0x29.3	0x29.4	0x29.5	0x29.6	0x29.7		
40H	0x28.0	0x28.1	0x28.2	0x28.3	0x28.4	0x28.5	0x28.6	0x28.7		
38H	0x27.0	0x27.1	0x27.2	0x27.3	0x27.4	0x27.5	0x27.6	0x27.7		
30H	0x26.0	0x26.1	0x26.2	0x26.3	0x26.4	0x26.5	0x26.6	0x26.7		
28H	0x25.0	0x25.1	0x25.2	0x25.3	0x25.4	0x25.5	0x25.6	0x25.7		
20H	0x24.0	0x24.1	0x24.2	0x24.3	0x24.4	0x24.5	0x24.6	0x24.7		
18H	0x23.0	0x23.1	0x23.2	0x23.3	0x23.4	0x23.5	0x23.6	0x23.7		
10H	0x22.0	0x22.1	0x22.2	0x22.3	0x22.4	0x22.5	0x22.6	0x22.7		
08H	0x21.0	0x21.1	0x21.2	0x21.3	0x21.4	0x21.5	0x21.6	0x21.7		
00H	0x20.0	0x20.1	0x20.2	0x20.3	0x20.4	0x20.5	0x20.6	0x20.7		

General Purpose Data RAM, 20H~2FH, Bit Address Map



There are also 16 bytes of bit addressable registers located in the SFR which are both byte and bit addressable. These bit addressable registers in the SFR are registers whose addresses end with the low 3-bit address of "000b", such as 80h, 88h, 90h...F8h, etc. The accompanying table illustrates the Bit-Addressable registers in the SFR. Using special instructions, such as SETB and CLR, can implement operations on the individual bit. For example:

SETB	ACC.3	;	et the bit 3 of	the ACC	C register to ``1″
CLR	ACC.3	;	lear the bit 3 c	of the A	ACC register to "0"

High 5-bit				Low 3-bit	Address			
Address	0H	1H	2H	3H	4H	5H	6H	7H
F8h	FMCR.0	FMCR.1	FMCR.2				FMCR.6	FMCR.7
F0h	B.0	B.1	B.2	B.3	B.4	B.5	B.6	B.7
E8h	_							—
E0h	ACC.0	ACC.1	ACC.2	ACC.3	ACC.4	ACC.5	ACC.6	ACC.7
D8h	_	_	I2CCON.2	I2CCON.3	I2CCON.4	I2CCON.5	I2CCON.6	—
D0h	PSW.0	PSW.1	PSW.2	PSW.3	PSW.4	PSW.5	PSW.6	PSW.7
C8h	T2CON.0	T2CON.1	T2CON.2	T2CON.3	T2CON.4	—	T2CON.6	—
C0h	—	—	IRCON.2	IRCON.3	IRCON.4	IRCON.5	IRCON.6	IRCON.7
B8h	IP0.0	IP0.1	IP0.2	IP0.3	IP0.4	IP0.5	IP0.6	—
B0h	P3.0	P3.1	P3.2	P3.3	P3.4	P3.5	P3.6	P3.7
A8h	IEN0.0	IEN0.1	IEN0.2	IEN0.3	IEN0.4	IEN0.5	IEN0.6	IEN0.7
A0h	P2.0	—	—	_	_	_	—	—
98h	S0CON.0	S0CON.1	S0CON.2	S0CON.3	S0CON.4	S0CON.5	S0CON.6	S0CON.7
90h	P1.0	P1.1	P1.2	P1.3	P1.4	P1.5	P1.6	P1.7
88h	TCON.0	TCON.1	TCON.2	TCON.3	TCON.4	TCON.5	TCON.6	TCON.7
80h	P0.0	P0.1	P0.2	P0.3	P0.4	P0.5	P0.6	P0.7

Special Function Register Bit Addresses Map

Notes: 1. address in this table is "bit address"

2. "---" stands for unimplemented



Special Function Registers

To ensure successful operation of the microcontroller, certain internal registers, known as Special Function Registers or SFRs for short, are implemented in the Data Memory area. These registers ensure correct operation of internal functions such as timers, interrupts, etc., as well as external functions such as I/O data control. The SFRs are located at the address range 80H to FFH in the upper section and are addressed directly. All can be addressed by byte but some are also bit-addressable. The following table shows the SFR register list. Note that some of the registers are defined by standard 8051 protocol while others are defined by Holtek.

High 5-bit				Low 3-bit	Address			
Address	0H	1H	2H	3H	4H	5H	6H	7H
F8h	FMCR	FMKEY	FMAR0	FMAR1	FMAR2	FMDR	T2CON1	RSTSRC
F0h	В	ADCR0	ADCR1	ADCR2	ADPGA	ADRL	ADRH	SRST
E8h	—	I2CLK	LVRCR	LVDCR	SCCR	—	LSOCR	HSOCR
E0h	ACC	—	FMSR	—	IP1	IP1H	IP2	IP2H
D8h	I2CCON		I2CDAT	I2CADR	SBRCON	I2CSTA	CP0CR	HFSCR
D0h	PSW	_		_	_	PRM	_	_
C8h	T2CON	IEN3	CRCL	CRCH	TL2	TH2	IP3	IP3H
C0h	IRCON	CCEN	CCL1	CCH1	CCL2	CCH2	CCL3	CCH3
B8h	IP0	IP0H	SORELH	—	—	CPHCR	CPICR	IRCON2
B0h	P3	—	TBCR	—	—	—	P3M0	P3M1
A8h	IEN0	IEN1	S0RELL	—	—	—	P2M0	P2M1
A0h	P2	—	_	_	SRCR	SPPRE	P1M0	P1M1
98h	SOCON	S0BUF	IEN2	—	—	—	P0M0	P0M1
90h	P1	P0WAKE	DPS	DPC	—	—	WDTCR	—
88h	TCON	TMOD	TL0	TL1	TH0	TH1	—	TMPRE
80h	P0	SP	DPL	DPH	DPL1	DPH1	WDTREL	PCON

Special Function Register Map

Notes: "-": unimplemented

Most of the Special Function Registers will be described in detail under the function that they are related to. In this section a register description is provided for those registers which are not described elsewhere.



ACC Register – Accumulator

The Accumulator is central to the operation of any microcontroller and is closely related with operations carried out by the ALU. The Accumulator is the place where all intermediate results from the ALU are stored. Without the Accumulator it would be necessary to write the result of each calculation or logical operation such as addition, subtraction, shift, etc., to the Data Memory resulting in higher programming and timing overheads. Data transfer operations usually involve the temporary storage function of the Accumulator; for example, when transferring data between one user-defined register and another, it is necessary to do this by passing the data through the Accumulator as no direct transfer between two registers is permitted.

B Register


The B register is used as a general purpose register for these devices. It is used during multiplying and division instructions.

SP Register – Stack Pointer

The Stack Pointer register is 8 bits wide. It denotes the top of the Stack, which is the last used value. The user can place the Stack anywhere in the internal scratchpad Data Memory by setting the Stack Pointer to the desired location, although the lower bytes are normally used for working registers. After a reset, the Stack Pointer is initialised to 07H. This causes the stack to begin at location 08H. It is used to store the return address of the main program before executing interrupt routines or subprograms. The SP is incremented before executing a PUSH or CALL instruction and it is decremented after executing a POP, RET or RETI instruction.

DPL, DPH, DPL1, DPH1 Registers – Data Pointer Registers

The Data Pointer (DPTR) registers, DPL, DPH, DPL1 and DPH1, although having their locations in normal Data Memory register space, do not actually physically exist as normal registers. Indirect addressing instructions for Data Memory data manipulation use these Indirect Addressing Registers and Memory Pointers, in contrast to direct memory addressing, where the actual memory address is specified. Actions on the DPTR registers will result in no actual read or write operation to these registers but rather to the memory location specified by their corresponding Memory Pointer for the MOVX, MOVC or JMP instructions. The DPTR registers can be operated as two 16-bit registers or four individual 8-bit registers. There are two sets of 16-bit Data Pointer register, DPTR1 and DPTR. The DPTR register is composed of DPL and DPH, while the DPTR1 register is composed of DPL1 and DPH1. They are generally used to access external code or data space using instructions such as "MOVC A,@A+DPTR" or "MOVX A,@DPTR" respectively. The selection of DPTR or DPTR1 is controlled by the DPS0 bit. Setting the DPS0 bit high will select the DPTR1 register, otherwise the DPTR register is selected.



DPTRn Registers Control Block Diagram



Data Pointer Select Registers

The devices contain up to two data pointers, depending on configuration. Each of these registers can be used as 16-bits address source for indirect addressing. The DPS register serves to select the active data pointer register.

DPS Register – Data Pointer Select Register SFR Address: 92h

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	—			DPS0
R/W	_	—	_	_				R/W
POR	—	—	—	—				0

Bit 7~1 Unimplemented, read as "0"

Bit 0 **DPS0:** Data Pointer Register select

0: DPTR selected

1: DPTR1 selected

This bit is used to determine if the accessing addresses are sourced from either DPTR or DPTR1 when executing Read and Write instructions.

Data Pointer Control Register

This register is used to control whether the DPTR auto-increment/auto-decrement has a value of either 1 or 2, and auto-switching between active DPTRs functions. The auto-switching active DPTR function is controlled by the DPC3 bit in the DPC register. The content of this bit will be loaded to the DPS register after a MOVX @ DPTR instruction is executed. The auto-modification function is controlled by the DPC0 bit. When this bit is enabled, the current DPTR can be automatically increased or decreased by 1 or 2 positions selected by the DPC1 and DPC2 bits.

There are separate DPC register controls for each DPTR, to provide flexibility during data transfer operations. The actual DPC register is selected using the DPS register. If the DPS0 bit is set high, then DPTR1 is selected, and the DPC register is used as the DPTR1 control register. If the DPS0 bit is cleared to zero, the DPTR is selected, and the DPC register is used as the DPTR control register.



DPC Register – Data Pointer Control Register SFR Address: 93h

Bit	7	6	5	4	3	2	1	0
Name	_	_	—	_	DPC3	DPC2	DPC1	DPC0
R/W	—	_	_	_	R/W	R/W	R/W	R/W
POR	—	—	—	—	0	0	0	0
Bit 7~4	Unimplen	nented, rea	d as ''0''					
Bit 3	DPC3: No	ext Data Po	ointer select	-				
	The conte	nt of this b	oit will be le	baded to the	e "DPS" re	gister after	each MOV	X @DPT
		n is execute						
			e is always	· · · · ·				0
			different v	alue pointir	ng to itself,	the auto-sw	vitching doe	es not occ
		ult (reset) v						
Bit 2			cation size					
		fied size by						
		fied size by		11	1.0 11		. 11 .1	DDCO 1
			will be auto DPTR instr		•	· · ·	cted by the	e DPC2 b
D'/ 1		0						
Bit 1			DPTR Auto ncremented	-modificati	ion directio	n		
		5	ecremented					
		5	will be auto		lecremente	d or increm	nented sele	eted by th
			MOVX @					cica by ti
Bit 0	· · · · · · · · · · · · · · · · · · ·		cation cont					
DIU	0: Disab			01 010				
	1: Enabl							
		-	to high, en	ables auto-	modificatio	n of the cu	rrent DPTF	R after ea



Program Status Word

This register contains the Parity flag (P), General purpose flag 1 (F1), overflow flag (OV), Register bank select control bits (RS0, RS1), General purpose flag 0 (F0), Auxiliary Carry flag (AC) and Carry flag (CY). These arithmetic/logical operation and system management flags are used to record the status and operation of the microcontroller. Note that the Parity bit can only be modified by hardware depending upon the ACC state.

PSW Register – Program Status Word Register SFR Address: D0h

Bit	7	6	5	4	3	2	1	0
Name	CY	AC	F0	RS1	RS0	OV	F1	Р
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R
POR	0	0	0	0	0	0	0	0
Bit 7	-	rry-out		urry during	arithmetic	operations	and accum	ilator fo
Bit 6	AC: Auxi 0: No au 1: An op	liary flag ixiliary car peration res	ry sults in a ca	urry out of the low nibble			tion, or no t	orrow
Bit 5		ral Purpose used as a s	-	pose flag by	the applic	ation progr	am.	
	DC1 DC(• Calcot D	ato Manaam					
Bit 4~3	00: Ban 01: Ban 10: Ban 11: Ban	x 1 k 2 x 3					Location	
3it 4~3	00: Ban 01: Ban 10: Ban	k 0 s 1 k 2 s 3	RS0		Register Bar	ık (with	Location nin Internal D	
3it 4~3	00: Ban 01: Ban 10: Ban 11: Ban	k 0 s 1 k 2 s 3		Selected I	Register Ba r ank 0	ık (with		Data Area
3it 4~3	00: Ban 01: Ban 10: Ban 11: Ban RS	k 0 s 1 k 2 s 3	RS0	Selected I		ık (with	nin Internal E)ata Area H
3it 4~3	00: Ban 01: Ban 10: Ban 11: Ban RS 0	k 0 s 1 k 2 s 3	RS0	Selected I B B	ank 0	ık (with	nin Internal D 00H – 07	D <mark>ata Area</mark> H H
Bit 4~3	00: Ban 01: Ban 10: Ban 11: Ban RS 0 0	k 0 s 1 k 2 s 3	RS0 0 1	Selected I B B B	ank 0 ank 1	nk (with	nin Internal E 00H – 07 08H – 0F	Data Area H H H
Bit 4~3	00: Ban 01: Ban 10: Ban 11: Ban RS 0 0 1 1 OV: Over 0: No ov 1: An op	k 0 < 1 k 2 < 3 1 flow flag verflow	RS0 0 1 0 1 sults in a ca	Selected I B B B B B B	ank 0 ank 1 ank 2 ank 3		nin Internal E 00H – 07 08H – 0F 10H – 17 18H – 1F	Data Area H H H H
	00: Ban 01: Ban 10: Ban 11: Ban RS 0 0 1 OV: Over 0: No ov 1: An op highe F1: Gener	k 0 c 1 k 2 c 3 1 flow flag verflow peration res est-order bi ral Purpose	RS0 0 1 0 1 1 sults in a ca t or vice ve	Selected I B B B B B B	ank 0 ank 1 ank 2 ank 3 highest-or	der bit but	nin Internal E 00H – 07 08H – 0F 10H – 17 18H – 1F	Data Area H H H H



19 Oscillators

Various oscillator options offer the user a wide range of functions according to their various application requirements. The flexible features of the oscillator functions ensure that the best optimisation can be achieved in terms of speed and power saving. Oscillator selections and operation are selected using internal registers.

System Oscillator Overview

In addition to being the source of the main system clock, the oscillators also provide clock sources for the Watchdog Timer and Time Base functions. One external oscillator requiring some external components and two fully integrated internal oscillators, requiring no external components, are provided to form a wide range of both fast and slow system oscillators. After a reset occurs the HIRC oscillator is selected as the initial system clock but can be later switched by the application program using the clock control register.

Type Name		Function	Freq.	Pins
External High Speed Crystal	HXT	Precision High Speed System Clock	400KHz~24MHz	OSC1/OSC2
Internal High Speed RC	HIRC	High Speed System Clock	12/16/20MHz	_
Internal Low Speed RC	LIRC	WDT and Time Base Clock	32kHz	_

System Clock Configuration


There are three oscillators, two high speed oscillators and one low speed oscillator. The high speed oscillators are the external crystal oscillator, HXT, and the internal RC oscillator, HIRC, which are used as the system oscillators. The low speed oscillator is the internal 32kHz RC oscillator, LIRC, which is used as peripheral clocks for the Watchdog Timer and Time Base functions.

External High Speed Crystal Oscillator – HXT

The External High Speed Crystal Oscillator is one of the high frequency oscillator choices, which is selected via the SCCR register. For most crystal oscillator configurations, the simple connection of a crystal across OSC1 and OSC2 will create the necessary phase shift and feedback for oscillation. However, for some crystals and most resonator types, to ensure oscillation and accurate frequency generation, it is necessary to add two small value external capacitors, C1 and C2. The exact values of C1 and C2 should be selected in consultation with the crystal or resonator manufacturer's specification.

For oscillator stability and to minimise the effects of noise and crosstalk, it is important to ensure that crystal and any associated resistors and capacitors along with interconnectinglines are all located as close to the MCU as possible.





Crystal/Resonator Oscillator – HXT

	Crystal Oscillator C1 and C2 Values									
Crystal Frequency	Crystal Frequency C1 C2									
24MHz	10pF	10pF								
20MHz	10pF	10pF								
12MHz	10pF	10pF								
8 MHz	10pF	10pF								
4 MHz	20pF	20pF								
400KHz	300pF	300pF								

Crystal Recommended Capacitor Values

Note: C1 and C2 values are for guidance only.

Internal High Speed RC Oscillator – HIRC

The internal high speed RC oscillator is a fully integrated system oscillator requiring no external components. The internal RC oscillator has three frequencies of either 12MHz, 16MHz or 20MHz. Device trimming during the manufacturing process and the inclusion of internal frequency compensation circuits are used to ensure that the influence of the power supply voltage, temperature and process variations on the oscillation frequency are minimised. If the HIRC oscillator is used as the system oscillator, then the OSC1 and OSC2 pins should be left unconnected.

Internal Low Speed RC Oscillator – LIRC

The internal low speed oscillator, LIRC, is a fully self-contained free running on-chip RC oscillator, used as a clock source for the Watchdog Timer and the Time Base functions. When the microcontroller enters the IDLE Mode, the CPU clock is switched off to stop microcontroller activity and to conserve power, however the LIRC oscillator will continue to run and can maintain WDT and Time Base operation if it is selected as their clock source. The LIRC oscillator has a typical frequency of 32kHz and requires no external components, however its actual frequency may vary with temperature and supply voltage.



20 Operating Modes and System Clocks

Present day applications require that their microcontrollers have high performance but often still demand that they consume as little power as possible, conflicting requirements that are especially important in battery powered portable applications. This usually requires the microcontroller can provide a range of clock sources which can be dynamically selected.


System Clocks Description

The fast clocks required for high performance will inherently have higher power consumption and of course vice-versa, lower speed clocks will have lower power consumption. As Holtek has provided these devices with a range of oscillators, the user can optimise the system clock frequency to achieve the best performance/power ratio. In addition to the two high frequency system oscillators, a low frequency 32KHz oscillator is also provided as clock source for the WDT and Time Base.

The MCU system clock is sourced from the high speed external crystal HXT oscillator or the internal HIRC oscillator. These oscillators can be used directly as the system clock.

The system clock, namely f_{SYS} , can also be used as a clock source for the peripheral functions, such as WDT, Time Base, Timers, UART, I²C, and ADC. Refer to the related sections for the clock source selections.





System Clock Configurations



The main system clock source, known as f_{SYS} , and which is used by the CPU and the peripheral functions, can come from one of two sources. These are the internal HIRC oscillator or the external crystal HXT oscillator. The selection is implemented using the SCKS0 and SCKS1 bits in the SCCR register. The HXT and HIRC oscillators also have independent enable control bits, which are the HXTEN and HIRCEN bits in the HSOCR register. There are also two oscillator status bits, HIRCRDY and HXTRDY, in the HSOCR register to indicate whether the oscillators are ready for operation. After power on, these status bits should be monitored by the program to indicate the "ready or not" status of the respective oscillator before they are used with instruction execution. After power on, the device will automatically select the HIRC oscillator as its default system clock, which can be changed later by the application program.

There is an additional internal 32KHz low frequency clock for the peripheral circuits. It is the internal LIRC oscillator, which is enabled using the LIRCEN bit in the LSOCR register. There is a low frequency oscillator status bit, LIRCRDY, to indicate the "ready or not" status of the LIRC oscillator. This bit should be monitored by the program to indicate the "ready or not" status of the oscillator before it is used for instruction execution. This bit will be automatically cleared to zero by hareware when the LIRC is disabled and set high once the LIRC is stable.

System Clock Control Register – SCCR SFR Address: ECh

Bit	7	6	5	4	3	2	1	0
Name	_	—	—	—	—		SCKS1	SCKS0
R/W	_	—	—	—	_	—	R/W	R/W
POR	_		_	_			0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 SCKS1, SCKS0: High Frequency System clock selection

00: HIRC oscillator clock source

01: HIRC oscillator clock source

10: HXT oscillator clock source

11: HXT oscillator clock source

The HIRC will be the default system clock source after a power on reset.

When switching between different clock sources an oscillator stabilisation time delay must be provided before continuing with program execution.



High Speed Oscillator Control Register – HSOCR SFR Address: EFh

Bit	7	6	5	4	3	2	1	0
Name	—	—	HXTRDY	HIRCRDY	—	—	HXTEN	HIRCEN
R/W	—	—	R	R	—		R/W	R/W
POR	—	_	0	1	_		0	1

Bit 7~6 Unimplemented, read as "0"

Bit 5 **HXTRDY:** HXT oscillator ready indication bit

- 0: Not ready
- 1: Ready

This is the external high frequency oscillator, HXT, ready indication bit which indicates if the HXT oscillator is stable or not. This bit will be cleared to zero by hardware when the device is powered on. After power on, if the HXT oscillator is selected, the bit will change to a high level when the external high frequency oscillator is stable.

Bit 4 HIRCRDY: HIRC oscillator ready indication bit

- 0: Not ready
- 1: Ready

This is the internal high frequency oscillator, HIRC, ready indication bit which indicates if the HIRC oscillator is stable or not. This bit will be cleared to zero by hardware when the HIRC function is disabled. After power on, if the HIRC oscillator is enabled, the bit will change to a high level when the internal high frequency oscillator is stable.

- Bit 3~2 Unimplemented, read as "0"
- Bit 1 **HXTEN:** HXT control bit
 - 0: Disable
 - 1: Enable

Bit 0 HIRCEN: HIRC control bit

- 0: Disable
- 1: Enable

After power on, this bit will be set high thus selecting the HIRC as the initial system oscillator.

HIRC Frequency Select Control Register – HFSCR SFR Address: DFh

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	—	—	HFSCR1	HFSCR0
R/W	—	—		—	—	—	R/W	R/W
POR	—	—	_	—	—	—	0	0

Bit 7~2 Unimplemented, read as "0"

0x: 12MHz (default frequency)

10: 16MHz 11: 20MHz

Bit 1~0 HFSCR1~HFSCR0: HIRC Frequency Selection bit



Low Speed Oscillator Control Register – LSOCR SFR Address: EEh

Bit	7	6	5	4	3	2	1	0
Name	—	_	—	LIRCRDY	—	—	LIRCEN	—
R/W	—		—	R	—		R/W	—
POR	_		_	1			0	—

Bit 7~5 Unimplemented, read as "0"

Bit 4 LIRCRDY: LIRC oscillator ready indication flag

0: Not ready

1: Ready

This is the internal low frequency oscillator, LIRC, ready indication bit which indicates if the LIRC oscillator is stable or not. This bit will be automatically cleared to zero by hardware when the LIRC is disabled.

- Bit 3~2 Unimplemented, read as "0"
- Bit 1 LIRCEN: LIRC oscillator select bit 0: Enable 1: Disable

Bit 0 Unimplemented, read as "0"

Operation Modes

There are three different modes of operation for the microcontroller, each one with its own special characteristics and which can be chosen according to the specific performance and power requirements of the application. There is one mode allowing normal operation of the microcontroller, the NORMAL Mode, in which all oscillators and function remain active. There are also two low power modes, the IDLE mode and the Power-Down Mode. In the IDLE mode, the microcontroller CPU will stop and instruction execution will cease, however, the high speed oscillators will continue to run and can continue to provide a clock source for the peripheral functions such as WDT, Time Base, Timers, UART, I²C and ADC. The slow speed oscillator will also continue to run and keep the WDT and Time Base functions active, if its clock source is not the system clock. In the Power-Down mode all oscillators are stopped and therefore all functions cease operation.

Operating Mode	NORMAL Mode	IDLE Mode	Power-Down Mode
CPU Clock	On	Off	Off
Peripheral Clock ^(Note)	On	On	Off
Low Frequency Internal RC Oscillator (LIRC)	On (LIRCEN=0) / Off	On (LIRCEN=0) / Off	Off
High Frequency XTAL Oscillator (HXT)	On (HXTEN=1) / Off	On (HXTEN=1) / Off	Off
High Frequency Internal RC Oscillator (HIRC)	On (HIRCEN=1) / Off	On (HIRCEN=1) / Off	Off

Note: Peripheral Clock is the clock for Timer 0, Timer 1, Timer 2, PCA, UART, I²C and ADC.



NORMAL Mode

As the name suggests this is the main operating mode where all of the selected oscillators and clocks are active and the microcontroller has all of its functions operational and where the system clock is provided directly by one of the high speed oscillators, HXT or HIRC.

IDLE Mode

The IDLE Mode is entered when the IDL bit in the PCON register is set high. When the instruction that sets the IDL bit high is executed the CPU operation will be inhibited, however, the high frequency clock source will continue to run and can continue to provide a clock source for the peripheral functions if selected. The low frequency clock source will also remain operational and can also provide a clock source for the WDT and Time Base functions, if it is enabled and if its clock source is not selected to come from the system clock.

Power - Down Mode

The Power-Down Mode is entered when the PD bit in the PCON register is set high. When the instruction that sets the PD bit high is executed the all oscillators will stop thus inhibiting both CPU and peripheral functions such as the WDT and Time Base if they are enabled.

Power Control Register

Two bits, PD and IDL, in the PCON register control overall mode selection.

PCON Register – Power Control Register SFR Address: 87h

Bit	7	6	5	4	3	2	1	0		
Name	SMOD	_	_	—	—	GF0	PD	IDL		
R/W	R/W	—	—	—	—	R/W	R/W	R/W		
POR	0	—	—	—	1	0	0	0		
Bit 7		SMOD: Serial Port 0 double baud rate select								
	Described	l elsewhere								
Bit 6~4	Unimplen	nented, rea	d as ''0''							
Bit 3	Unimplen	nented, rea	d as "1"							
Bit 2	GF0: Ger	neral Purpo	se bit							
Bit 1	0: No Po 1: Power Setting th	-Down – all e PD bit to	selected osc oscillators s high will o	cillators run topped enable the l	C			s bit will be as "0".		
Bit 0	0: No Idl 1: Idle M	E Mode co e Mode – Cl lode – CPU (PU clock rur clock stoppe	d	ode function	. This bit wi	ll be cleared	by hardware		
	before ente	ering the ID	LE mode ar		ad as "0". N	Note that if t	the PD bit is	-		



Standby Current Considerations

As the main reason to stop the oscillators is to keep the current consumption of the MCU to as low a value as possible, perhaps only in the order of several micro-amps, there are other considerations which must also be taken into account by the circuit designer if the power consumption is to be minimised.

Special attention must be made to the I/O pins on the device. All high-impedance input pins must be connected to either a fixed high or low level as any floating input pins could create internal oscillations and result in increased current consumption. Care must also be taken with the loads, which are connected to I/O pins, which are setup as outputs. These should be placed in a condition in which minimum current is drawn or connected only to external circuits that do not draw current, such as other CMOS inputs. And for power saving purpose, all the analog modules have to be disabled using the application program before MCU enters the IDLE or Power-Down mode.

The high speed and low speed oscillators will continue to run when in the IDLE Mode and will thus consume some power.

Wake-up

After the system enters the IDLE or Power-Down Mode, it can be woken up from one of various sources listed as follows:

- In Idle mode:
 - An external reset
 - An external low level on any P0 I/O pin
 - An external low level on $\overline{\text{INT0}}$ and $\overline{\text{INT1}}$ pins
 - A system interrupt
 - A WDT overflow

A system interrupt wake up can be generated by various peripheral interrupts, such as Timer 0~2 interrupt, I²C interrupt, UART interrupt, ADC interrupt, Comparaotr interrupt, Time base interrupt and LVD interrupt.

- In Power down mode:
 - An external reset
 - An external low level on any P0 I/O pin
 - An external low level on $\overline{\text{INT0}}$ and $\overline{\text{INT1}}$ pins

If the system is woken up by an external reset, the device will experience a full system reset, however, if the device is woken up by a WDT overflow, a Watchdog Timer reset will be initiated.


Pins P0 [0:7] can be setup via the P0WAKE register to permit a low level on the pin to wake-up the system. When an I/O pin wake-up occurs, the program will resume execution at the instruction following the point where the PD or IDL control bit is set high.

If the system is woken up by an interrupt, then two possible situations may occur. The first is where the related interrupt is disabled or the interrupt is enabled but the stack is full, in which case the program will resume execution at the instruction following the control bits settings. In this situation, the interrupt which woke-up the device will not be immediately serviced, but will rather be serviced later when the related interrupt is finally enabled or when a stack level becomes free. The other situation is where the related interrupt is enabled and the stack is not full, in which case the regular interrupt response takes place. If an interrupt request flag is set high before entering the IDLE or Power-Down mode, then any interrupt requests will not generate a wake-up function and the related interrupt will be ignored. No matter what the source of the wake-up event is, once a wake-up event occurs, the program can check if the system clock is stable or not by examining the oscillator status bits. It is recommended that these bits are examined before proceeding with instruction execution after a wake up.



21 Watchdog Timer

The Watchdog Timer, also known as the WDT, is provided to inhibit program malfunctions caused by the program jumping to unknown locations or entering endless program loops, due to certain uncontrollable external events such as electrical noise. Its basic structure is a 16-bit timer which when it overflows will execute an MCU reset operation. The accompanying diagram illustrates the basic operational block diagram.





Watchdog Registers

There are several registers for overall watchdog timer operation. The WDTREL register is used to setup the reload value of the Watchdog Timer. The remaining four registers are control registers which setup the operating and control function of the WDT function. The WDTCR register controls the WDT enable/disable operation, software reset and clock source select functions. The WDT and SWDT bits, located in the IEN0 and IEN1 registers respectively, are used to refresh the WDT counter to prevent the WDT overflow and reset the device. The WDTS bit in the IP0 register is used to indicate that a WDT software reset has been generated. For details regarding the WDT software reset function, refer to the datasheet Reset section for details.

WDT Register Contents

Register	Bit											
Name	7	6	5	4	3	2	1	0				
IEN0	(EAL)	WDT	(ET2)	(ES0)	(ET1)	(EX1)	(ET0)	(EX0)				
IEN1	(EXEN2)	SWDT	—	(ECMP)	(ECCU3)	(ECCU2)	(ECCU1)	(ECCU0)				
WDTREL	D7	D6	D5	D4	D3	D2	D1	D0				
WDTCR	WE4	WE3	WE2	WE1	WE0	—	—	WDTCS				
IP0	—	WDTS	(PT2)	(PS0)	(PT1)	(PX1)	(PT0)	(PX0)				

Note: The bit and flag names in brackets are used to manage other functions and not related to the WDT control.

IEN0 Register SFR Address: A8h

Bit	7	6	5	4	3	2	1	0
Name	EAL	WDT	ET2	ES0	ET1	EX1	ET0	EX0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7	EAL: Master interrupt global enable
	Described elsewhere
Bit 6	WDT: Watchdog timer refresh flag Setting this bit to "1" is the first step in initiating a Watchdog Timer refresh action. The WDT bit must be set directly before setting the SWDT bit in the IEN1 register. The two instructions should be executed consecutively and not have any other instruction in between to prevent an unintentional watchdog timer refresh. This bit will be cleared by hardware automatically. This bit is always read as "0".
Bit 5	ET2: Timer 2 interrupt enable Described elsewhere
Bit 4	ES0: UART 0 interrupt enable Described elsewhere
Bit 3	ET1: Timer 1 overflow interrupt enable Described elsewhere
Bit 2	EX1: External interrupt 1 enable Described elsewhere
Bit 1	ET0: Timer 0 overflow interrupt enable Described elsewhere
Bit 0	EX0: External interrupt 0 enable Described elsewhere



IEN1 Register SFR Address: A9h

Bit	7	6	5	4	3	2	1	0			
Name	EXEN2	SWDT	_	ECMP	ECCU3	ECCU2	ECCU1	ECCU0			
R/W	R/W	R/W		R/W	R/W	R/W	R/W	R/W			
POR	0	0	—	0	0	0	0	0			
Bit 7	EXEN2: Timer 2 external reload interrupt enable Described elsewhere										
Bit 6	SWDT: V	Vatchdog ti	mer start/re	efresh flag							
		-	tivate and r	-	vatchdog ti	mer.					
			to "1" dire bit is imm	2		,	0				
Bit 5	Unimplen	nented, rea	d as ''0''								
Bit 4	ECMP: (Comparator	overall int	errupt enab	ole						
	Described elsewhere										
Bit 3	ECCU3: CCU3 interrupt enable										
	Described elsewhere										
Bit 2	ECCU2: CCU2 interrupt enable										
	Described elsewhere										
Bit 1	ECCU1: CCU1 interrupt enable										
	Described elsewhere										
	ECCU0: CCU0 interrupt enable										
Bit 0	ECCUO		rrunt enable	2							

WDTREL Register

SFR Address: 86h

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 Watchdog reload value

Reload value for the highest 8 bits of the watchdog timer.

This value is loaded to the Watchdog Timer when a refresh is triggered by the consecutive setting of bits, WDT and SWDT.



0

WDTCS

R/W

0

WDTCR Register

POR

SFR Address: 96h Bit 4 3 6 5 2 7 1 Name WE4 WE3 WE2 WE1 WE0 ____ ____ R/W R/W R/W R/W R/W R/W _____ _____

1

0

Bit 7~3	WE4 ~ W	EO: WDT	function so	oftware con	itrol					
	10101: Di	sable								
	01010: Enable - default									
Other values: Reset MCU										
D' 0 1	TT · 1	. 1	1 ((0))							

Bit 2~1 Unimplemented, read as "0"

Bit 0 **WDTCS:** Watchdog clock (f_{WDT}) selection 0: LIRC

1

1: f_{SYS} / 16

0

Note that the WDTCR value will default to 01010000B after any reset resource which means that the WDT will be enabled after any reset takes place. For more details regarding the reset operation, refer to the Reset section.

0

IPO Register

SFR Address: B8h

Bit	7	6	5	4	3	2	1	0		
Name		WDTS	PT2	PS0	PT1	PX1	PT0	PX0		
R/W	—	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
POR	—	0	0	0	0	0	0	0		
Bit 7	Unimplemented, read as "0"									
Bit 6	0: No W 1: Watel This bit r	WDTS: Watchdog timer reset indication flag0: No Watchdog timer reset1: Watchdog timer resetThis bit must be cleared by the application program as it will not be automatically								
Bit 5	cleared by hardware. PT2: Timer 2 Interrupt priority low Described elsewhere									
Bit 4	PS0: UAI Described	RT 0 Interr elsewhere	upt priority	low						
Bit 3	PT1: Tim Described	ner 1 Interru elsewhere	apt priority	low						
Bit 2	PX1: Extended	ernal interr elsewhere	upt 1 prior	ity low						
Bit 1	PT0: Tim Described	ner 0 Interri elsewhere	upt priority	low						
Bit 0	PX0: Extended Described	ernal interr elsewhere	upt 0 prior	ity low						



Watchdog Timer Clock Source

The Watchdog Timer clock source is provided by an internal clock which is in turn supplied by one of two sources selected by the WDTCS bit in the WDTCR register: a 32KHz clock or $f_{SYS}/16$. The 32KHz clock is sourced from the LIRC oscillator. The Watchdog Timer source clock is then subdivided by a ratio of 16 to give a longer timeout. The LIRC internal oscillator has an approximate period of 32KHz at a supply voltage of 5V. However, it should be noted that this specified internal clock period can vary with V_{DD} , temperature and process variations. The other Watchdog Timer clock source option is the $f_{SYS}/16$ clock.

Watchdog Timer Operation

Watchdog Timer Enable/Disable Control


The Watchdog Timer operates by providing a device reset when its 16-bit timer overflows. The WDT is formed of two 8-bit registers, WDTL and WDTH, both of which are inaccessible to the application program. The WDTH register of the Watchdog Timer is reloaded with the contents of the WDTREL register. In the application program and during normal operation the user has to strategically clear the Watchdog Timer before it overflows to prevent the Watchdog Timer from executing a reset. This is done by setting the WDT and SWDT bits. If the program malfunctions for whatever reason, jumps to an unknown location, or enters an endless loop, these clear-bit instructions will not be executed in the correct manner as setup up by the user, in which case the Watchdog Timer will overflow and reset the device. There are five bits, WE4~WE0, in the WDTCR register to enable/disable the Watchdog Timer. The WE4~WE0 bits must be set to a specific value of "10101" to disable the WDT. A value of "01010" will enable the WDT while any other value will execute an MCU reset. Using this methodology, enhanced device protection is provided. After power on, these bits will have a value of "01010" which is the WDT enable setup value, and the WDT function will be enabled and began counting. The application program can disable the WDT at the beginning of the program if it is not required.

WE4 ~ WE0 BitsWDT Function01010BEnable10101BDisableOther valuesReset MCU

The watchdog timer must be refreshed regularly to prevent the reset request signal, WDTS, from becoming active. This requirement imposes an obligation on the programmer to issue two consecutive instructions. The first instruction is to set the WDT bit of the IEN0 register and the second one is to set the SWDT bit in the IEN1 register. The maximum allowed delay time between setting the WDT and SWDT bits is one instruction cycle, which means the instructions which set the both bits should not be separated by any other instruction. If these instructions are not executed consecutively then the WDT refresh procedure is incomplete and an unexpected WDT reset will take place.

After the application program has set both the WDT and SWDT bits and the WDT refreshed, the WDT bit as well the SWDT bit will be automatically cleared by hardware. The 8 high-order bits of the Watchdog Timer are re-loaded with the contents of the WDTREL register. The larger the WDTREL value, the shorter the WDT time out will be. For the maximum WDT time out value, the WDTREL register should be cleared to zero.





Watchdog Timer Refresh Operation



22 Low Voltage Detector – LVD

Each device has a Low Voltage Detector function, also known as LVD. This enables the device to monitor the power supply voltage, V_{DD} , and provide an interrupt should it fall below a certain level. This function may be especially useful in battery applications where the supply voltage will gradually reduce as the battery ages, as it allows a battery low early warning signal to be generated. The LVD function can also generate an interrupt signal if required.

LVD Register

The Low Voltage Detector function is controlled using a single register with the name LVDCR. Three bits in this register, LVDS2~LVDS0, are used to select one of eight fixed voltages below which a low voltage condition will be determined. The LVDEN bit is used to control the overall on/ off function of the low voltage detector. Setting the bit high will enable the low voltage detector. Clearing the bit to zero will switch off the internal low voltage detector circuits. As the low voltage detector will consume a certain amount of power, it may be desirable to switch off the circuit when not in use, an important consideration in power sensitive battery powered applications.

LVDCR Register SFR Address: EBh

Bit	7	6	5	4	3	2	1	0
Name	LVDEN	—	—	—	—	LVDS2	LVDS1	LVDS0
R/W	R/W	—		—	—	R/W	R/W	R/W
POR	0	_	_	_	_	0	0	0
D'. 7			i a i					

Bit 7	LVDEN: LVD Function Control
	0: Disable
	1: Enable
Bit 6~3	Unimplemented, read as "0"
Bit 2~0	LVDS2 ~ LVDS0: Select LVD Voltage
	000: 2.0V
	001: 2.2V
	010: 2.4V
	011: 2.7V
	100: 3.0V
	101: 3.3V
	110: 3.6V
	111: 4.2V

LVD Operation

The Low Voltage Detector function operates by comparing the power supply voltage, V_{DD} , with a pre-specified voltage level stored in the LVDCR register. This has a range of between 2.0V and 4.2V. When the power supply voltage, V_{DD} , falls below this pre-determined value and if the LVD interrupt function is enabled, the LVD interrupt will take place and the interrupt request flag, LVDF, in the IRCON2 register, will be set high. The LVDF bit will be cleared to low by hardware automatically. The LVD interrupt can cause the device to wake-up from the IDLE Mode. If the Low Voltage Detector wake up function is not required then the LVDF flag should be first set high and disable the LVD interrupt function before the device enters the IDLE Mode. When the device is powered down the low voltage detector will be disabled to reduce the power consumption.



23 Reset and Initialisation

A reset function is a fundamental part of any microcontroller ensuring that the device can be set to some predetermined condition irrespective of outside parameters. A hardware reset will of course be automatically implemented after the device is powered-on, however there are a number of other hardware and software reset sources that can be implemented dynamically when the device is running.

Reset Overview

The most important reset condition is after power is first applied to the microcontroller. In this case, internal circuitry will ensure that the microcontroller, after a short delay, will be in a well defined state and ready to execute the first program instruction. After this power-on reset, certain important internal registers will be set to defined states before the program instructions commence execution. One of these registers is the Program Counter, which will be reset to zero forcing the microcontroller to begin program execution from the lowest Program Memory address.

The devices provide several reset sources to generate the internal reset signal, providing extended MCU protection. The different types of resets are listed in the accompanying table.

No.	Reset Name	Abbreviation	Indication Bit	Register	Notes
1	Power-On Reset	POR	PORF	RSTSRC	Auto generated at power on
2	Reset Pin	RESET	XRSTF	RSTSRC	Hardware Reset
3	Low-Voltage Reset	LVR	LVRF	RSTSRC	Low VDD voltage
4	LVRCR Register Setting Software Reset	_	LRF	RSTSRC	Write to LVRCR register
5	Watchdog Reset	WDT	WDTS	IP0	Watchdog overflow
6	WDTCR Register Setting Software Reset	_	WRF	RSTSRC	Write to WDTCR register
7	Comparator 0 Output Reset	—	CMP0F	RSTSRC	To enable – set CP0RST bit in the CP0CR register
8	SRST Register Setting Software Reset	—	SRSTREQ	SRST	Write to SRST register

Reset Source Summary



Reset Operations

After the initial power on reset, there are many ways in which a microcontroller reset can occur, through events occurring both internally and externally.

Reset Source Register – RSTSRC

After a reset occurs the device will be reset to some initial condition. Several registers are used to indicate which actual reset type caused the device to reset. Seven of the possible reset sources will be indicated by the reset source register, RSTSRC. The additional reset sources are indicated by the SRSTREQ bit in the SRST register for the Software Reset and the WDTS bit in the IP0 register for the Watchdog reset.

All of the bits in the RSTSRC register are read only and can therefore not be cleared by the application program after one of the relevant reset occurs. After one of these reset occurs and the relevant bit is high to indicate its occurrence, the bit can only be cleared by hardware when another different reset type occurs.

RSTSRC Register SFR Address: FFh

Bit	7	6	5	4	3	2	1	0
Label	—	LRF	WRF		CMP0F	LVRF	XRSTF	PORF
R/W	—	R	R	—	R	R	R	R
POR	—	0	0	—	0	х	0	1
Bit 7	Unimplen	nented, rea	d as "0"					
Bit 6	0: No L'		ing Softwa		Reset Indica	tion Flag		
Bit 5	0: No W	DTCR Set	gister Settin ting Softwa Software I	are Reset	Reset Indi	cation Flag		
Bit 4	Unimplen	nented, rea	d as "0"					
Bit 3	0: No C	Comparator omparator oarator 0 Re		ndication F	lag			
Bit 2	0: No L	ow-Voltage ow-Voltage Voltage Res		cation Flag				
Bit 1	0: No E	External P xternal Res nal Reset	in Reset Ind et	dication Fla	ıg			
Bit 0		ower-on Re ower-on Re	eset Indicat set	ion Flag				


1: Power-on Reset



Power-on Reset

The most fundamental and unavoidable reset is the one that occurs after power is first applied to the microcontroller. As well as ensuring that the Program Memory begins execution from the first memory address, a power-on reset also ensures that certain other registers are preset to known conditions. The entire I/O data and port mode registers will power up to ensure that all pins will be first set to the quasi-bidirection structure.

Although the microcontroller has an internal RC reset function, if the VDD power supply rise time is not fast enough or does not stabilise quickly at power-on, the internal reset function may be incapable of providing proper reset operation. For this reason it is recommended that an external RC network is connected to the $\overline{\text{RESET}}$ pin, whose additional time delay will ensure that the $\overline{\text{RESET}}$ pin remains low for an extended period to allow the power supply to stabilise. During this time delay, normal operation of the microcontroller will be inhibited. After the $\overline{\text{RESET}}$ line reaches a certain voltage value, the reset delay time of t_{SST} , which is equal to 1024 system clock pulses, is invoked to provide an extra delay time after which the microcontroller will begin normal operation. The abbreviation SST in the figures stands for System Start-up Timer. When the Power-on reset takes place, the PORF bit in the RSTSRC register will be set high to indicate this reset.








RESET Pin Reset

For most applications a resistor connected between VDD and the $\overline{\text{RESET}}$ pin and a capacitor connected between VSS and the $\overline{\text{RESET}}$ pin will provide a suitable external reset circuit. Any wiring connected to the $\overline{\text{RESET}}$ pin should be kept as short as possible to minimise any stray noise interference. For applications that operate within an environment where more noise is present the Enhanced Reset Circuit shown is recommended.



This type of reset occurs when the microcontroller is already running and the $\overline{\text{RESET}}$ pin is forcefully pulled low by external hardware such as an external switch. In this case as in the case of other resets, the Program Counter will reset to zero and program execution initiated from this point. Note that, during the power-up sequence, the reset circuit should make sure that the external reset to be released after the internal power-on reset is over plus a suitable delay time. To improve the noise immunity, the low portion of external reset signal must be greater than that specified by t_{RES} in the A.C. characteristics, for the internal logic to recognise a valid reset. When a $\overline{\text{RESET}}$ pin reset takes place, the XRSTF bit in the RSTSRC register will be set high to indicate this reset.



Low Voltage Reset – LVR

The microcontroller contains a low voltage reset circuit in order to monitor the supply voltage of the device and provide an MCU reset should the value fall below a certain predefined level.

The LVR function is always enabled with a specific LVR voltage, V_{LVR} . If the supply voltage of the device drops to within a range of 0.9V~ V_{LVR} such as might occur when changing the battery in battery powered applications, the LVR will automatically reset the device internally and the LVRF bit in the RSTSRC register will also be set high. For a valid LVR signal, a low voltage, i.e., a voltage in the range between 0.9V~ V_{LVR} must exist for greater than the value t_{LVR} specified in the A.C. characteristics. If the low voltage state does not exceed this value, the LVR will ignore the low supply voltage and will not perform a reset function. The actual V_{LVR} value can be selected by the LVSn bits in the LVRCR register. If the LVS7~LVS0 bits are changed to some different values by the environmental noise, the LVR will reset the device after 2~3 LIRC clock cycles. When this happens, the LRF bit in the RSTSRC register will be set high. After power on the register will have the value of 00110011B. Note that the LVR function will be automatically disabled when the device enters the power-down mode.

LVRCR Register SFR Address: EAh

Bit	7	6	5	4	3	2	1	0
Name	LVS7	LVS6	LVS5	LVS4	LVS3	LVS2	LVS1	LVS0
R/W	R/W	R/W	R/W	R/W	R	R	R/W	R/W
POR	0	0	1	1	0	0	1	1

Bit $7 \sim 0$ **LVS7** ~ **LVS0**: LVR Voltage Select control

01010101: 2.1V 00110011: 2.55V (default) 10011001: 3.15V 10101010: 4.0V

Any other value: Generates MCU reset - register is reset to POR value

When an actual low voltage condition occurs, as specified by the above defined LVR voltage value, an MCU reset will be generated. The reset operation will be activated after 2~3 LIRC clock cycles. In this situation this register contents will remain the same after such a reset occurs. Any register value, other than the four defined values above, will also result in the generation of an MCU reset. The reset operation will be activated after 2~3 LIRC clock cycles. However in this situation this register contents will be reset to the POR value.



Watchdog Reset

All devices contain a Watchdog Timer which is used as a protection feature. The Watchdog Timer has to be periodically cleared by the application program and prevented from overflowing during normal MCU operation. However should the program enter an endless loop or should external environmental conditions such as noise causes the device to jump to unpredicted program locations, the Watchdog Timer will overflow and generate an MCU reset. Refer to the Watchdog Timer section for more details regarding the Watchdog Timer operation.

When a Watchdog Reset occurs the WDTS bit in the IP0 register will be set to indicate the reset source. Note that this bit must be reset by the application program.

SFR Address: Bon										
Bit	7	6	5	4	3	2	1	0		
Name	—	WDTS	PT2	PS0	PT1	PX1	PT0	PX0		
R/W	—	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
POR	—	0	0	0	0	0	0	0		
Bit 7	Unimpler	nented, rea	d as "0"							
Bit 6	0: No W 1: Watel This bit 1	Watchdog ti Vatchdog tin hdog timer must be cle y hardware.	ner reset reset eared by th		ag on prograr	n as it will	not be au	tomatically		
Bit 5		PT2: Timer 2 Interrupt priority Described elsewhere								
Bit 4		al Port 0 In l elsewhere	1 1	ority						
Bit 3		her 1 Interro l elsewhere	1 1 2							
Bit 2		ernal interr l elsewhere	1 1	ity						
Bit 1		ner 0 Interr l elsewhere								
Bit 0		ernal interr l elsewhere		ity						

IP0 Register SFR Address: B8h



Comparator 0 Reset

Comparator 0 contains an output reset function which can provide a reset when the output of Comparator 0 changes state. The Comparator 0 reset function is enabled by setting the CP0RST bit in the CP0CR register. If the CP0RST is set high, the comparator 0 output bit, CP0OUT, will determine if a Comparator 0 reset is generated or not. The CP0RSTL bit determines which polarity of the CP0OUT bit generates the reset, The CMP0F bit in the RSTSRC register is used to indicate the Comparator 0 reset source.

CP0CR Register SFR Address: DEh

Bit	7	6	5	4	3	2	1	0		
Label	—	CP0ON	CP0POL	CP0OUT	CP0OS	CP0RSTL	CP0RST	—		
R/W	—	R/W	R/W	R	R/W	R/W	R/W	—		
POR		- 0 0 0 1 0 0 -								
Bit 7	Unimplemented, read as "0"									
Bit 6	CP0ON:	Comparato	r 0 On/Off	control						
	Described	l elsewhere								
Bit 5	CP0POL	: Comparat	tor 0 output	polarity						
		Described elsewhere								
Bit 4	CP0OUT	: Compara	tor 0 output	t bit						
	Described	l elsewhere								
Bit 3	CP0OS:	Comparato	r 0 output p	ath selection	n					
	Described	l elsewhere								
Bit 2	CPORST	L: Compar	ator 0 outp	ut reset sele	ection - CP	ORST=1				
	0: CP0C	OUT = 0 wi	ll reset MC	U						
	1: CP0C	OUT = 1 wi	ll reset MC	U						
Bit 1	CP0RST: Comparator 0 output to reset MCU control									
	0: Disable									
	1: Enable									
Bit 0	Unimplen	Unimplemented, read as "0"								

Software Resets

There are three ways to generate Software Reset, each of which are generated by writing certain values to the SRST register, the WDTCR register or the LVRCR register.

Software Reset Summary

Software Reset Name	Operati	on Objects	Operation		
Sollware Reset Name	Register Bit		Operation		
SRST Register setting	SRST	SRSTREQ	Write two successive "1" values to this bit		
WDTCR Register setting	WDTCR	WE4~WE0	Write value other than "10101" or "01010"		
LVRCR Register setting LVRCR		LVS7~LVS0	Write value other than "01010101", "00110011", "011001" or "10101010"		



SRST Register Software Reset

A software reset will be generated after two consecutive instructions to write a high value to the SRSTREQ bit in the SRST register. The same bit can be used to identify the reset source.

SRST Register SFR Address: F7h

Bit	7	6	5	4	3	2	1	0
Label	—	—	—	—	—	—	—	SRSTREQ
R/W	_	_	_	_	_	—	—	R/W
POR	_	_	_	_	_	_	_	0

Bit 7~1 Unimplemented, read as "0"

Bit 0 **SRSTREQ:** Software reset request.

Writing a '0' value to this bit will have no effect.

A single '1' value write to this bit will have no effect.

Two consecutive '1' value writes to this bit will generate a software reset.

Reading this bit can indicate the last reset source:

- 0: No software reset
- 1: Software reset

This bit must be cleared by the application program as it will not be automatically cleared by hardware.

WDTCR Register Software Reset

A WDTCR software reset will be generated when a value other than "10101" or "01010", exist in the highest five bits of the WDTCR register. The WRF bit in the RSTSRC register will be set high when this occurs, thus indicating the generation of a WDTCR software reset.

WDTCR Register

SFR Address: 96h

Bit	7	6	5	4	3	2	1	0
Name	WE4	WE3	WE2	WE1	WE0	—	—	WDTCS
R/W	R/W	R/W	R/W	R/W	R/W	—	—	R/W
POR	0	1	0	1	0		—	0

Bit 7~ 3 WE4 ~ WE0: WDT function software control

10101: Disable 01010: Enable - default

Other values: Reset MCU

If the MCU reset is caused by WE[4:0] in WDTC software reset, the WRF flag of RSTSRC register will be set.

- Bit 2~1 Unimplemented, read as "0"
- Bit 0 **WDTCS:** Watchdog clock (f_{WDT}) selection Described elsewhere



LVRCR Register Software Reset

An LVRCR software reset will be generated when a value other than "01010101", "00110011", "10011001" and "10101010", exist in the LVRCR register. The LRF bit in the RSTSRC register will be set high when this occurs, thus indicating the generation of a LVRCR software reset. The LVRCR register value will be rest to a value of 00110011B after any reset other than the LVR reset, and will remain unchanged after an LVR reset.

LVRCR Register SFR Address: EAh

Bit	7	6	5	4	3	2	1	0
Name	LVS7	LVS6	LVS5	LVS4	LVS3	LVS2	LVS1	LVS0
R/W	R/W	R/W	R/W	R/W	R	R	R/W	R/W
POR	0	0	1	1	0	0	1	1

Bit 7 ~ 0 **LVS7 ~ LVS0**: LVR Voltage Select control 01010101: 2.1V 00110011: 2.55V (default) 10011001: 3.15V 10101010: 4.0V Any other value: Generates MCU reset – register is reset to POR value

Reset Initial Conditions

The different types of reset described affect the reset flags in different ways. The following table indicates the way in which the various components of the microcontroller are affected after a power-on reset occurs.

Item	Condition After Reset
Program Counter	Reset to zero
Interrupts	All interrupts will be disabled
WDT	Clear after reset, WDT begins counting
Timer/Even Counters	Timer/Even Counters will be turned off
Input/Output Ports	I/O ports will be setup as a quasi-bidirection structure
Stack Pointer	Set to 007H value

The different kinds of resets all affect the internal registers of the microcontroller in different ways. To ensure reliable continuation of normal program execution after a reset occurs, it is important to know what condition the microcontroller is in after a particular reset occurs. The following table describes how each type of reset affects each of the microcontroller internal registers.



Register Name	Power-On Reset	External Reset	WDT Time-out Reset	Software Reset
Program Counter	0000h	0000h	0000h	0000h
P0	1111_1111b	1111_1111b	1111_1111b	1111_1111b
SP	0000_0111b	0000_0111b	0000_0111b	0000_0111b
DPL	0000_0000b	0000_0000b	0000_0000b	0000_0000b
DPH	0000_0000b	0000_0000b	0000_0000b	0000_0000b
DPL1	0000_0000b	0000_0000b	0000_0000b	0000_0000b
DPH1	0000_0000b	0000_0000b	0000_0000b	0000_0000b
WDTREL	0000_0000b	0000_0000b	uuuu_uuuub	0000_0000b
PCON	01000b	01000b	01000b	01000b
TCON	0000_0000b	0000_0000b	0000_0000b	0000_0000b
TMOD	0000_0000b	0000_0000b	0000_0000b	0000_0000b
TL0	0000_0000b	0000_0000b	0000_0000b	0000_0000b
TL1	0000_0000b	0000_0000b	0000_0000b	0000_0000b
TH0	 0000_0000b	 0000_0000b	 0000_0000b	 0000_0000b
TH1	 0000_0000b	 0000_0000b	 0000_0000b	 0000_0000b
TMPRE		 00_0000b		 00_0000b
P1	 1111_111b	 1111_111b	 1111_111b	 1111_111b
POWAKE	0000_0000b	0000_0000b	0000_0000b	0000_0000b
DPS	0b	0b	0b	
DPC		 0000b		 0000b
WDTCR	 0101_00b	0101_00b	 0101_0ub	 0101_00b
SOCON	 0000_0000b	 0000_0000b	 0000_0000b	 0000_0000b
SOBUF	0000_0000b	 0000_0000b	 0000_0000b	 0000_0000b
IEN2	 0-b	 0-b	 0-b	 0-b
P0M0	0000_0000b	0000_0000b	0000_0000b	0000_0000b
P0M1	0000 0000b	0000 0000b	0000 0000b	0000 0000b
P2	1b	 1b	1b	 1b
SRCR	0000b	0000b	0000b	0000b
SPPRE	11b	11b	11b	11b
P1M0	0000_0000b	0000_0000b	0000_0000b	0000_0000b
P1M1	0000_0000b	0000_0000b	0000_0000b	0000_0000b
IEN0	0000_0000b	0000_0000b	0000_0000b	0000_0000b
IEN1	00-0_000b	00-0_0000b	00-0_000b	 00-0_0000b
SORELL	1101_1001b	1101_1001b	1101_1001b	1101_1001b
P2M0		 0b		 0b
P2M1		 0b		 0b
P3	 1111_111b	 1111_111b	 1111_111b	 1111_111b
TBCR	0-00111b	0-00111b	 0-00111b	 0-00111b
P3M0	0000_0000b	0000_0000b	0000_0000b	0000_0000b
P3M1	 0000_0000b	0000_0000b	 0000_0000b	0000_0000b
IP0	-000_0000b	-000_0000b	-100_0000b	-000_0000b
IP0H	00_000b	00_000b	 00_0000b	 00_0000b
SORELH	 11b	 11b	 11b	 11b



Register Name	Power-On Reset	External Reset	WDT Time-out Reset	Software Reset
CPHCR	0000b	0000b	0000b	0000b
CPICR	0000b	0000b	0000b	0000b
IRCON2	0000b	0000b	0000b	0000b
IRCON	0000_00b	0000_00b	0000_00b	0000_00b
CCEN	0000_0000b	0000_0000b	0000_0000b	0000_0000b
CCL1	0000_0000b	0000_0000b	0000_0000b	0000_0000b
CCH1	0000_0000b	0000_0000b	0000_0000b	0000_000b
CCL2	0000_0000b	0000_0000b	0000_0000b	0000_0000b
CCH2	0000_0000b	0000_0000b	0000_0000b	0000_000b
CCL3	0000_0000b	0000_0000b	0000_0000b	0000_0000b
ССНЗ	0000_0000b	0000_0000b	0000_0000b	0000_000b
T2CON	-0-0_0000b	-0-0_0000b	-0-0_0000b	-0-0_0000b
IEN3	000-b	000-b	000-b	000-b
CRCL	0000_0000b	0000_0000b	0000_0000b	0000_0000b
CRCH	0000_0000b	0000_0000b	0000_0000b	0000_0000b
TL2	0000_0000b	0000_0000b	0000_0000b	0000_0000b
TH2	0000_0000b	0000_0000b	0000_0000b	0000_0000b
IP3	000-b	000-b	000-b	000-b
IP3H	000-b	000-b	000-b	000-b
PSW	0000_0000b	0000_0000b	0000_0000b	0000_0000b
PRM	00b	00b	00b	00b
2CCON	-000_00b	-000_00b	-000_00b	-000_00b
2CDAT	0000_0000b	0000_0000b	0000_0000b	0000_0000b
2CADR	0000_0000b	0000_0000b	0000_0000b	0000_0000b
SBRCON	0b	0b	0b	0b
2CSTA	1111_1b	1111_1b	1111_1b	1111_1b
CPOCR	-000_100-b	-000_100-b	-000_100-b	-000_100-b
HFSCR	00b	00b	00b	00b
ACC	0000_0000b	0000_0000b	0000_0000b	0000_0000b
FMSR	00000b	00000b	00000b	00000b
P1	0_0000b	0_0000b	0_0000b	0_0000b
IP1H	0_0000b	0_0000b	0_0000b	0_0000b
IP2	0-b	0-b	0-b	0-b
IP2H	0-b	0-b	0-b	0-b
2CLK	0001_1001b	0001_1001b	0001_1001b	0001_1001b
LVRCR	0011_0011b	0011_0011b	0011_0011b	0011_0011b
VDCR	0000b	0000b	0000b	0000b
SCCR	00b	00b	00b	00b
SOCR	10-b	10-b	10-b	 10-b
HSOCR	0101b	0101b	0101b	0101b
В	0000_0000b	0000_0000b	0000_0000b	0000_0000b
ADCR0	0110_0000b	0110_0000b	0110_0000b	0110_0000b
ADCR1	00-0_0000b	00-0_0000b	00-0_0000b	 00-0_0000b



Register Name	Power-On Reset	External Reset	WDT Time-out Reset	Software Reset
ADCR2	0000_0000b	0000_0000b	0000_0000b	0000_0000b
ADPGA	000b	000b	000b	000b
ADRL(ADRFS=0)	0000b	0000b	0000b	0000b
ADRH(ADRFS=0)	0000_0000b	0000_0000b	0000_0000b	0000_0000b
SRST	0 b	0 b	0 b	1b
FMCR	01000b	01000b	01000b	01000b
FMKEY	0000_0000b	0000_0000b	0000_0000b	0000_0000b
FMAR0	0000_0000b	0000_0000b	0000_0000b	0000_0000b
FMAR1	0000_0000b	0000_0000b	0000_0000b	0000_0000b
FMAR2	0000_0000b	0000_0000b	0000_0000b	0000_0000b
FMDR	0000_0000b	0000_0000b	0000_0000b	0000_0000b
T2CON1	0_10b	u_10b	u_10b	u_10b
RSTSRC	-000_0x01b	-000_0010b	-000_0000b	-000_0000b

Register Name	WDTCR Reset	LVR Reset	LVRCR Reset	Comparator0 Reset
Program Counter	0000h	0000h	0000h	0000h
P0	1111_1111b	1111_1111b	1111_1111b	1111_1111b
SP	0000_0111b	0000_0111b	0000_0111b	0000_0111b
DPL	0000_0000b	0000_0000b	0000_0000b	0000_0000b
DPH	0000_0000b	0000_0000b	0000_0000b	0000_0000b
DPL1	0000_0000b	0000_0000b	0000_0000b	0000_0000b
DPH1	0000_0000b	0000_0000b	0000_0000b	0000_0000b
WDTREL	0000_0000b	0000_0000b	0000_0000b	0000_0000b
PCON	01000b	01000b	01000b	01000b
TCON	0000_0000b	0000_0000b	0000_0000b	0000_0000b
TMOD	0000_0000b	0000_0000b	0000_0000b	0000_0000b
TL0	0000_0000b	0000_0000b	0000_0000b	0000_0000b
TL1	0000_0000b	0000_0000b	0000_0000b	0000_0000b
TH0	0000_0000b	0000_0000b	0000_0000b	0000_0000b
TH1	0000_0000b	0000_0000b	0000_0000b	0000_0000b
TMPRE	00_0000b	00_0000b	00_0000b	00_0000b
P1	1111_1111b	1111_1111b	1111_1111b	1111_1111b
POWAKE	0000_0000b	0000_0000b	0000_0000b	0000_0000b
DPS	0b	0b	0b	0b
DPC	0000b	0000b	0000b	0000b
WDTCR	0101_00b	0101_00b	0101_00b	0101_00b
SOCON	0000_0000b	0000_0000b	0000_0000b	0000_0000b
SOBUF	0000_0000b	0000_0000b	0000_0000b	0000_0000b
IEN2	0-b	0-b	0-b	0-b
P0M0	0000_0000b	0000_0000b	0000_0000b	0000_0000b
P0M1	0000_0000b	0000_0000b	0000_0000b	0000_0000b
P2	1b	1 b	1 b	1b
SRCR	0000b	0000b	0000b	0000b
SPPRE	11b	11b	11b	11b
P1M0	0000_0000b	0000_0000b	0000_0000b	0000_0000b



Register Name	WDTCR Reset	LVR Reset	LVRCR Reset	Comparator0 Reset
P1M1	0000_0000b	0000_0000b	0000_0000b	0000_0000b
IEN0	0000_0000b	0000_0000b	0000_0000b	0000_0000b
IEN1	00-0_0000b	00-0_0000b	00-0_0000b	00-0_0000b
SORELL	1101_1001b	1101_1001b	1101_1001b	1101_1001b
P2M0	0b	0 b	0 b	0b
P2M1	0b	0 b	0 b	0b
P3	1111_111b	1111_1111b	1111_1111b	1111_111b
TBCR	0-00111b	0-00111b	0-00111b	0-00111b
P3M0	0000_0000b	0000_0000b	0000_0000b	0000_0000b
P3M1	0000_0000b	0000_0000b	0000_0000b	0000_0000b
IP0	-000_0000b	-000_0000b	-000_0000b	-000_0000b
IP0H	00_0000b	00_0000b	00_0000b	00_0000b
SORELH	11b	11b	11b	11b
CPHCR	0000b	0000b	0000b	0000b
CPICR	0000b	0000b	0000b	0000b
IRCON2	0000b	0000b	0000b	
IRCON	0000_00b	0000_00b	0000 00b	0000_00b
CCEN	0000_0000b	 0000_0000b	 0000_0000b	 0000_0000b
CCL1	0000_0000b	0000_0000b	0000 0000b	 0000_0000b
CCH1	0000_0000b	0000_0000b	0000_0000b	 0000_0000b
CCL2	0000_0000b	0000_0000b	0000_0000b	 0000_0000b
CCH2	0000_0000b	0000_0000b	0000_0000b	 0000_0000b
CCL3	0000_0000b	0000_0000b	0000_0000b	 0000_0000b
ССН3	0000_0000b	0000_000b	0000_0000b	 0000_0000b
T2CON	-0-0_0000b	-0-0_0000b	-0-0_0000b	 -0-0_0000b
IEN3	 000-b		 000-b	 000-b
CRCL	0000_0000b	0000_0000b	0000_0000b	 0000_0000b
CRCH	 0000_0000b	0000_000b	0000_000b	 0000_0000b
TL2	0000_0000b	0000_0000b	0000_0000b	 0000_0000b
TH2	0000 0000b	0000 0000b	0000_0000b	 0000_0000b
IP3	 000-b			 000-b
IP3H	 000-b	 000-b	 000-b	 000-b
PSW	0000_0000b	0000_0000b	0000_0000b	 0000 0000b
PRM	 00b		00b	
I2CCON	-000_00b	-000_00b	-000_00b	-000_00b
I2CDAT	0000_000b	0000_000b	0000_000b	 0000_0000b
I2CADR	0000_000b	0000_0000b	0000_0000b	 0000_0000b
SBRCON	0b	0b	0b	0b
I2CSTA	 1111_1b	 1111_1b	 1111_1b	 1111_1b
CP0CR	 -000_100-b	 -000_100-b	 -000_100-b	 -000_100-b
HFSCR	00b	00b	00b	00b
ACC	0000_0000b	0000_0000b	0000_0000b	0000 0000b
FMSR	00000b	00000b	00000b	00000b
IP1	0_0000b	0_0000b	0_0000b	0_0000b
IP1H	0_0000b	0_0000b	0_0000b	0_0000b
IP2	0-b	0-b	0-b	0-b
IP2H	b	b	b	b
I2CLK	0001_1001b	0001_1001b	0001_1001b	0001_1001b



Register Name	WDTCR Reset	LVR Reset	LVRCR Reset	Comparator0 Reset
LVRCR	0011_0011b	uuuu_uuuub	0011_0011b	0011_0011b
LVDCR	0000b	0000b	0000b	0000b
SCCR	00b	00b	00b	00b
LSOCR	10-b	10-b	10-b	10-b
HSOCR	0101b	0101b	0101b	0101b
В	0000_0000b	0000_0000b	0000_0000b	0000_0000b
ADCR0	0110_0000b	0110_0000b	0110_0000b	0110_0000b
ADCR1	00-0_0000b	00-0_0000b	00-0_0000b	00-0_0000b
ADCR2	0000_0000b	0000_0000b	0000_0000b	0000_0000b
ADPGA	000b	000b	000b	000b
ADRL(ADRFS=0)	0000b	0000b	0000b	0000b
ADRH(ADRFS=0)	0000_0000b	0000_0000b	0000_0000b	0000_0000b
SRST	0b	0b	0b	0b
FMCR	01000b	01000b	01000b	01000b
FMKEY	0000_0000b	0000_0000b	0000_0000b	0000_0000b
FMAR0	0000_0000b	0000_0000b	0000_0000b	0000_0000b
FMAR1	0000_0000b	0000_0000b	0000_0000b	0000_0000b
FMAR2	0000_0000b	0000_0000b	0000_0000b	0000_0000b
FMDR	0000_0000b	0000_0000b	0000_0000b	0000_0000b
T2CON1	u_10b	u_10b	u_10b	u_10b
RSTSRC	-010_0000b	-000_0100b	-100_0000b	-000_1000b

Note: "-" not implement

"u" stands for "unchanged"

"x" stands for "unknown"



24 Interrupts

Interrupts are an important part of any microcontroller system. When an external event or an internal function such as a Timer/Event Counter or Time Base requires microcontroller attention, their corresponding interrupt will enforce a temporary suspension of the main program allowing the microcontroller to direct attention to their respective needs. These devices contain multiple external interrupt pins, while the internal interrupts are generated by the various functions such as Timer/Event Counters, Time Base, Comparator, LVD, I²C, UART and the A/D converter. In addition, the interrupt priority can be controlled using registers.

Interrupt Registers

Overall interrupt control, which means interrupt enabling, priority and request flag setting, is controlled using several registers. By controlling the appropriate enable bits in these registers each individual interrupt can be enabled or disabled. Also when an interrupt occurs, the corresponding request flag will be automatically set by the microcontroller. The global enable control bit if cleared to zero will disable all interrupts.

Overall interrupt control, which basically means the setting of request flags when certain microcontroller conditions occur and the setting of interrupt enable bits by the application program, is controlled by a series of registers, located in the Special Function Registers, as shown in the accompanying table. Each register contains a number of enable bits to enable or disable individual registers as well as interrupt flags to indicate the presence of an interrupt request.

Function	Enable Bit	Request Flag	Notes
Global	EAL	—	—
Comporator	ECMP	CMPF	Overall Comparator Interrupt
Comparator	CP0IEN	CP0IF	Comparator 0 Interrupt
INTn Pin	EXn	IEn	n = 0~1
A/D Converter	EADC	IADC	
Time Base	ETB	TBF	_
I ² C	EI2C	SI	
LVD	ELVD	LVDF	_
UART 0	ES0	RI0/TI0	
Timer n	ETn	TFn	n = 0~2
CCUn	ECCUn	CCUnF	n = 0~3
Timer 2 External Reload	EXEN2	EXF2	—

Interrupt Register Bit Naming Conventions

Interrupts



Register				В	it			
Name	7	6	5	4	3	2	1	0
IEN0	EAL	(WDT)	ET2	ES0	ET1	EX1	ET0	EX0
IEN1	EXEN2	(SWDT)	_	ECMP	ECCU3	ECCU2	ECCU1	ECCU0
IEN2	—	—	_	—	—	_	ELVD	
IEN3	_	—	_	_	ETB	EADC	EI2C	—
IRCON	EXF2	TF2	CCU3F	CCU2F	CCU1F	CCU0F		
IRCON2	_	—	—	—	LVDF	TBF	CMPF	IADC
SOCON	(SM0)	(SM1)	(SM20)	(REN0)	(TB80)	(RB80)	T10	RI0
TCON	TF1	(TR1)	TF0	(TR0)	IE1	IT1	IE0	IT0
T2CON	—	I3FR	—	(T2R1)	(T2R0)	(T2CM)	(T2I1)	(T2l0)
CPICR	_	—	_	—	CP0IF	CP0IEN	CP0P1	CP0P0
I2CCON	—	(ENSI)	(STA)	(STO)	SI	(AA)	_	

Interrupt Register Contents

Note: The bits in brackets are used to manage other functions and not related to the interrupt control.

IEN0 Register SFR Address: A8h

Bit	7	6	5	4	3	2	1	0
Name	EAL	WDT	ET2	ES0	ET1	EX1	ET0	EX0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0
Bit 7	EAL: Ma	ster interru	ipt global e	nable				

DII /	0: Disable 1: Enable
Bit 6	WDT: Watchdog timer refresh flag Described elsewhere
Bit 5	ET2: Timer 2 interrupt enable 0: Disable 1: Enable
Bit 4	ES0: UART0 interrupt enable 0: Disable 1: Enable
Bit 3	ET1: Timer 1 interrupt enable 0: Disable 1: Enable
Bit 2	EX1: External interrupt 1 enable 0: Disable 1: Enable
Bit 1	ET0: Timer 0 interrupt enable 0: Disable 1: Enable
Bit 0	EX0: External interrupt 0 enable 0: Disable 1: Enable



IEN1 Register SFR Address: A9h

Bit	7	6	5	4	3	2	1	0	
Name	EXEN2	SWDT	_	ECMP	ECCU3	ECCU2	ECCU1	ECCU0	
R/W	R/W	R/W		R/W	R/W	R/W	R/W	R/W	
POR	0 0 — 0 0 0 0								
Bit 7	0: Disabl 1: Enabl When EX	e KEN2=0, T	imer 2 ext	ernal reloa	ad interrup			EXEN2=	
		nd ET2=1, "			a interrupt 2	2 is enabled	l.		
Bit 6		Vatchdog ti	mer start/re	efresh flag					
	Described	lelsewhere							
Bit 5	Unimplen	nented, read	d as ''0''						
Bit 4	ECMP: (0: Disabl 1: Enable		overall int	errupt enab	ble				
Bit 3	ECCU3: 0: Disabl 1: Enable	-	rrupt enable	2					
Bit 2	ECCU2: 0: Disabl 1: Enable		rrupt enable	2					
Bit 1	ECCU1: CCU1 interrupt enable 0: Disable 1: Enable								
Bit 0	ECCU0: 0: Disabl 1: Enable		rrupt enable	9					

IEN2 Register SFR Address: 9Ah

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	—	—	ELVD	—
R/W	—	—	_	_	_	—	R/W	—
POR	—	—	_	_	_		0	—

Bit 7~2 Unimplemented, read as "0"

Bit 1	ELVD: LVD interrupt enable
	0: Disable
	1: Enable

Bit 0 Unimplemented, read as "0"



IEN3 Register SFR Address: C9h

Bit 2

Bit 1

Bit 0

011171000	000.0011							
Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	ETB	EADC	EI2C	—
R/W	—	—	—	—	R/W	R/W	R/W	—
POR	0 0 0						—	
Bit 7~4 Bit 3	1	ole	d as "0" errupt enab	le				

IRCON Register SFR Address: C0h

EADC: ADC interrupt enable

EI2C: I²C interrupt enable

Unimplemented, read as "0"

0: Disable 1: Enable

0: Disable 1: Enable

Bit	7	6	5	4	3	2	1	0
Name	EXF2	TF2	CCU3F	CCU2F	CCU1F	CCU0F	—	—
R/W	R/W	R/W	R/W	R/W	R/W	R/W	—	—
POR	0	0	0	0	0	0	_	—

Bit 7	 EXF2: Timer 2 external reload interrupt request flag 0: No request 1: Interrupt request The EXF2 bit will be set high by a negative transition on the T2EX pin. This bit must be cleared using the application program. The EXF2 bit will be invalid in the Timer 2 Timer/Counter mode.
Bit 6	 TF2: Timer 2 overflow interrupt request flag 0: No request 1: Interrupt request This bit must be cleared using the application program.
Bit 5	 CCU3F: CCU3 interrupt request flag 0: No request 1: Interrupt request This bit will be set high when Timer 2 compare mode is enabled and counter value (TH2, TL2) is equal to Compare/Capture register 3 (CCH3, CCL3). Additionally, this bit can be set high when Timer 2 Capture mode 0 is enabled and a rising edge is detected on CC3 input pin. Once the program into the interrupt subroutine, the CCU3F flag will be cleared by hardware automatically.



Bit 4 CCU2F: CCU2 interrupt request flag

- 0: No request
- 1: Interrupt request

This bit will be set high when Timer 2 compare mode is enabled and counter value (TH2, TL2) is equal to Compare/Capture register 2 (CCH2, CCL2). Additionally, this bit can be set high when Timer 2 Capture mode 0 is enabled and a rising edge is detected on CC2 input pin. Once the program into the interrupt subroutine, the CCU2F flag will be cleared by hardware automatically.

- Bit 3 CCU1F: CCU1 interrupt request flag
 - 0: No request
 - 1: Interrupt request

This bit will be set high when Timer 2 compare mode is enabled and counter value (TH2, TL2) is equal to Compare/Capture register 1 (CCH1, CCL1). Additionally, this bit can be set high when Timer 2 Capture mode 0 is enabled and a rising edge is detected on CC1 input pin. Once the program into the interrupt subroutine, the CCU1F flag will be cleared by hardware automatically.

- Bit 2 CCU0F: CCU0 interrupt request flag
 - 0: No request
 - 1: Interrupt request

This bit will be set high when Timer 2 compare mode is enabled and counter value (TH2, TL2) is equal to Compare/Reload/Capture register 3 (CRCH, CRCL). Additionally, this bit can be set high when Timer 2 Capture mode 0 is enabled and a rising or falling edge (depending on the I3FR bit) is detected on CC0 input pin. Once the program into the interrupt subroutine, the CCU0F flag will be cleared by hardware automatically.

Bit 1~0 Unimplemented, read as "0"

T2CON Register SFR Address: C8h

Bit	7	6	5	4	3	2	1	0
Name	_	I3FR	—	T2R1	T2R0	T2CM	T2I1	T2I0
R/W	—	R/W		R/W	R/W	R/W	R/W	R/W
POR	_	0	—	0	0	0	0	0

Bit 7 Unimplemented, read as "0"

Bit 6 **I3FR:** Timer 2 capture mode 0 edge selection for "CC0"

- 0: Falling edge
- 1: Rising edge

This bit is used as capture signal in CC0. When Timer 2 is selected as compare mode 0, for compare interrupt flag active high timing consideration, the I3FR bit is recommended to be set high by firmware.

- Bit 5 Unimplemented, read as "0"
- Bit 4~3**T2R1, T2R0:** Timer 2 reload mode selection
Described elsewhereBit 2**T2CM:** Timer 2 Compare mode selection
 - Described elsewhere
- Bit 1~0 **T2I1, T2I0:** Timer 2 input selection Described elsewhere



IRCON2 Register

SFR Address: BFh	
------------------	--

Bit	7	6	5	4	3	2	1	0
Name	—	_		_	LVDF	TBF	CMPF	IADC
R/W	—	_	_		R/W	R/W	R/W	R/W
POR	—	—	_	—	0	0	0	0
Bit 7 ~ 4	Unimplen	nented, read	d as "0"					
Bit 3	1	VD interru		lag				
	0: No re	quest	. 1	C				
	1: Interr	upt request						
	This bit w	ill be clear	ed by hardv	ware autom	atically.			
Bit 2	TBF: Tim	ne Base inte	errupt requ	est flag				
	0: No re	quest						
	1: Interr	upt request						
	This bit w	ill be clear	ed by hardv	ware autom	atically.			
Bit 1	CMPF: C	Comparator	overall inte	errupt requ	est flag			
	0: No re	•						
		upt request						
			5	vare autom	atically.			
Bit 0		DC interru	pt request f	lag				
	0: No re	*						
		upt request						
	This bit w	ill be clear	ed by hardv	vare autom	atically.			

SOCON Register SFR Address: 98h

Bit	7	6	5	4	3	2	1	0			
Name	SM0	SM1	SM20	REN0	TB80	RB80	TIO	RI0			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
POR	0	0	0	0	0	0	0	0			
Bit 7 ~ 6	SM0~SM	11: UART0	operating	mode select	t bits						
	Described	lelsewhere									
Bit 5	SM20: M	ultiprocess	or commur	nication ena	ble control						
	Described	lelsewhere									
Bit 4	REN0: U	ART0 seria	al data rece	ption enabl	e						
		lelsewhere		1							
Bit 3	TB80: UA	ART0 Nint	h Transmit	bit assignm	ient						
		lelsewhere		U							
Bit 2	RB80: UA	ART0 Nint	h Receive b	oit assignme	ent						
	Described elsewhere										
Bit 1	TIO: UAF	TI0: UART0 transmit interrupt flag									
	0: No request										
	1: Interrupt request										
	This bit m	ust be clea	red using th	ne applicati	on program						
Bit 0	RIO: UAF	RT0 receive	e interrupt f	lag							
	0: No re	*									
		upt reques									
	This bit m	nust be clea	red using th	ne application	on program						



TCON Register SFR Address: 88h

SFK Auu						-		-		
Bit	7	6	5	4	3	2	1	0		
Name	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
POR	0	0	0	0	0	0	0	0		
Bit 7	TF1: Timer 1 interrupt request flag 0: No request									
	1: Interrupt request This bit will be cleared by hardware automatically when the interrupt is processed.									
D:4 (•	vale autoin	atically will		rupt is proc	esseu.		
Bit 6		ner 1 Run c								
	200011000	l elsewhere		~						
Bit 5	0: No re 1: Interr	 TF0: Timer 0 interrupt request flag 0: No request 1: Interrupt request This bit will be cleared by hardware automatically when the interrupt is processed. 								
Bit 4	TR0: Tin	ner 0 Run c	ontrol							
		l elsewhere								
Bit 3	0: No re 1: Intern This bit i settings) processed When the	rupt request is set by ha is observe l. e external in	ardware wi ed. This bi nterrupt IN	hen the ex t will be c	ternal inter leared by epending o	hardware	when the	interrupt is		
Bit 2	inverse level of the INT1. IT1: External interrupt 1 type control 0: Low Level 1: Falling Edge									
Bit 1	0: No re	ernal interro equest cupt request		st flag						
		is observe			ternal inter leared by	-				
		e external in $\overline{\Gamma}$ well of the $\overline{\Gamma}$		$\overline{\Gamma 0}$ (level, d	epending o	n settings)	is observed	l, IE0 is th		
Bit 0	IT0: Exte 0: Low 1: Fallin		upt 0 type c	control						



CPICR Register

SFR Add	FR Address: BEn									
Bit	7	6	5	4	3	2	1	0		
Name	—	—	—	—	CP0IF	CP0IEN	CP0P1	CP0P0		
R/W	—	—	—	—	R/W	R/W	R/W	R/W		
POR	_		_		0	0	0	0		

Bit 7~4	Unimplemented, read as "0"
Bit 3	CP0IF: Comparator 0 Output Transition Interrupt Request Flag 0: No request 1: Interrupt request
	This bit should be cleared using the application program.
Bit 2	CPOIEN: Comparator 0 Output Transition Interrupt Enable 0: Disable 1: Enable

- Bit 1~0 **CP0P1, CP0P0:** Comparator 0 Output Transition Setting for interrupt request 00: Interrupt disabled 01: High to low
 - 10: Low to high
 - 11: High to low or low to high

I2CCON Register SFR Address: D8h

Bit	7	6	5	4	3	2	1	0
Name	—	ENS1	STA	STO	SI	AA	—	—
R/W	—	R/W	R/W	R/W	R/W	R/W	_	
POR	—	0	0	0	0	0		_

Bit 7	Unimplemented, read as "0"
Bit 6	ENS1: I ² C Enable Control
	Described elsewhere
Bit 5	STA: I ² C Start flag
	Described elsewhere
Bit 4	STO: I ² C Stop flag
	Described elsewhere
Bit 3	SI: I ² C Interrupt Request flag
	0: No request
	1: Interrupt request
	The SI bit is set by hardware when one of the 25 out of 26 possible I ² C states takes
	place. This bit must be cleared using the application program.
Bit 2	AA: I ² C Acknowledge Indication flag
	Described elsewhere
Bit 1~0	Unimplemented, read as "0"




Interrupt Operation

A Timer Counter overflow, an active edge or level on the external interrupt pin, a comparator output changes state or A/D conversion completion etc, will all generate an interrupt request by setting their corresponding request flag. When this happens, if the interrupt enable bit is set, then the Program Counter, which stores the address of the next instruction to be executed, will be transferred onto the stack. The Program Counter will then be loaded with a new address which will be the value of the corresponding interrupt vector. The microcontroller will begin then fetch its next instruction from this interrupt vector. The instruction at this vector will jump to another section of program which is known as the interrupt service routine. Here is located the code to control the appropriate interrupt. The interrupt service routine must be terminated with a RETI instruction, which retrieves the original Program Counter address from the stack and allows the microcontroller to continue with normal execution at the point where the interrupt occurred.

The EAL is used to control the whole interrupt function enable or disable and it has to be cleared using the application program.

The various interrupt enable bits, together with their associated request flags, are shown in the following diagram with their order of priority. Interrupts with higher priority can stop lower priority ones. All interrupts are categorised into four priority levels.



Interrupt Structure



Note that if one interrupt requests occur during the other interrupt interval, although the interrupt will not be immediately serviced, the request flag will still be recorded and the next interrupt request will take place according to the interrupt priority. If the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the Stack Pointer is decremented. If immediate service is desired, the stack must be prevented from becoming full. When an interrupt request is generated, it takes several instruction cycles before the program jumps to the interrupt vector.

Interrupt Priority

Each interrupt source can be individually programmed to one of four priority levels by setting or clearing bits in the interrupt priority registers: IP0, IP1, IP2, IP3, IP0H, IP1H, IP2H and IP3H. IP0, IP1, IP2 and IP3 hold the low order priority bits and IP0H, IP1H, IP2H and IP3H hold the high priority bits for each interrupt. An interrupt service routine in progress can be interrupted by a higher priority interrupt, but not by another interrupt of the same or lower priority. The highest priority levels are pending at the end of an instruction, the request of higher priority level is serviced. If requests of the same priority level are pending at the end of an instruction, an internal polling sequence determines which request is serviced. The polling sequence is based on the vector address; an interrupt with a lower vector address has higher priority than an interrupt with a higher vector address. Note that the polling sequence is only used to resolve pending requests of the same priority level.

Priority Levels

The accompanying table illustrates the interrupt priority level assigned by the corresponding IPnH. x and IPn.x bits (n=0~3).

IPnH.x	IPn.x	Priority Level	Note
1	1	Level 3	Highest Priority
1	0	Level 2	\downarrow
0	1	Level 1	\downarrow
0	0	Level 0	Lowest Priority

With regard to interrupts which are assigned at the same priority level by the IPnH.x and IPn.x bits, their actual interrupt priority should be followed by the accompanying table.



Interrupt Source	Interrupt Vector	Priority Control	Service Priority
Reset	0000H	Always Highest	Highest Priority
External Interrupt 0 (INT0)	0003H	PX0H(IP0H.0) / PX0(IP0.0)	Ļ
Timer 0 Overflow Interrupt	000BH	PT0H(IP0H.1) / PT0(IP0.1)	\downarrow
External Interrupt 1 (INT1)	0013H	PX1H(IP0H.2) / PX1(IP0.2)	Ļ
Timer 1 Overflow Interrupt	001BH	PT1H(IP0H.3) / PT1(IP0.3)	\downarrow
Serial Port 0 Interrupt	0023H	PS0H(IP0H.4) / PS0(IP0.4)	\downarrow
Timer 2 Overflow Interrupt or Timer 2 External Reload Interrupt	002BH	PT2H(IP0H.5) / PT2(IP0.5)	Ļ
I ² C Interrupt	003BH	PI2CH(IP3H.1) / PI2C(IP3.1)	\downarrow
CCU0 Comapre Interrupt	0043H	PCCU0H(IP1H.0) / PCCU0(IP1.0)	\downarrow
CCU1 Comapre Interrupt	004BH	PCCU1H(IP1H.1) / PCCU1(IP1.1)	\downarrow
CCU2 Comapre Interrupt	0053H	PCCU2H(IP1H.2) / PCCU2(IP1.2)	\downarrow
CCU3 Comapre Interrupt	005BH	PCCU3H(IP1H.3) / PCCU3(IP1.3)	\downarrow
Comparator Interrupt (CMP0)	0063H	PCMPH(IP1H.4) / PCMP(IP1.4)	\downarrow
ADC End of Conversion Interrupt	0073H	PADCH(IP3H.2) / PADC(IP3.2)	Ļ
Time Base Overflow Interrupt	007BH	PTBH(IP3H.3) / PTB(IP3.3)	\downarrow
LVD Interrupt	008BH	PLVDH(IP2H.1) / PLVD(IP2.1)	Lowest Priority

Priority Control Registers

Low byte of Interrupt Priority Register 0: IP0 SFR Address: B8h

Bit	7	6	5	4	3	2	1	0
Name	—	WDTS	PT2	PS0	PT1	PX1	PT0	PX0
R/W	—	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	—	0	0	0	0	0	0	0
Bit 7	Unimplen	nented, rea	d as "0"					
Bit 6	WDTS: \	Watchdog ti	mer reset i	ndication fl	ag			
	Described	l elsewhere						
Bit 5	PT2. Tim	er 2 Interr	int priority	low				

DIUS	F12: This 2 Interrupt priority low
	Low order bit for Timer 2 interrupt priority level.
Bit 4	PS0: UART 0 Interrupt priority low
	Low order bit for UART 0 interrupt priority level.
Bit 3	PT1: Timer 1 Interrupt priority low
	Low order bit for Timer 1 interrupt priority level.

Bit 2 **PX1:** External interrupt 1 priority low Low order bit for External Interrupt 1 interrupt priority level.

- Bit 1 **PT0:** Timer 0 Interrupt priority low Low order bit for Timer 0 interrupt priority level.
- Bit 0 **PX0:** External interrupt 0 priority low Low order bit for External Interrupt 0 interrupt priority level.



High byte of Interrupt Priority Register 0: IP0H SFR Address: B9h

Bit	7	6	5	4	3	2	1	0
Name	—	—	PT2H	PS0H	PT1H	PX1H	PT0H	PX0H
R/W	—	—	R/W	R/W	R/W	R/W	R/W	R/W
POR	_	_	0	0	0	0	0	0

Bit 7~6	Unimplemented, read as "0"
Bit 5	PT2H: Timer 2 Interrupt priority high
	High order bit for Timer 2 interrupt priority level.
Bit 4	PS0H: UART 0 Interrupt priority high
	High order bit for UART 0 interrupt priority level.
Bit 3	PT1H: Timer 1 Interrupt priority high
	High order bit for Timer 1 interrupt priority level.
Bit 2	PX1H: External interrupt 1 priority high
	High order bit for External Interupt 1 interrupt priority level.
Bit 1	PT0H: Timer 0 Interrupt priority high
	High order bit for Timer 0 interrupt priority level.
Bit 0	PX0H: External interrupt 0 priority high

High order bit for External Interupt 0 interrupt priority level.

Low byte of Interrupt Priority Register 1: IP1 SFR Address: E4h

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	PCMP	PCCU3	PCCU2	PCCU1	PCCU0
R/W	—	—	—	R/W	R/W	R/W	R/W	R/W
POR	—	—	—	0	0	0	0	0

Bit 7~5	Unimplemented, read as "0"
Bit 4	PCMP: Comparator Interrupt priority low
	Low order bit for Comparator interrupt priority level.
Bit 3	PCCU3: CCU3 Interrupt priority low
	Low order bit for CCU3 interrupt priority level.
Bit 2	PCCU2: CCU2 Interrupt priority low
	Low order bit for CCU2 interrupt priority level.
Bit 1	PCCU1: CCU1 Interrupt priority low
	Low order bit for CCU1 interrupt priority level.
Bit 0	PCCU0: CCU0 Interrupt priority low
	Low order bit for CCU0 interrupt priority level.



High byte of Interrupt Priority Register 1: IP1H SFR Address: E5h

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	PCMPH	PCCU3H	PCCU2H	PCCU1H	PCCU0H
R/W	—	—	—	R/W	R/W	R/W	R/W	R/W
POR	—	—	—	0	0	0	0	0

Bit 7~5	Unimplemented, read as "0"
Bit 4	PCMPH: Comparator Interrupt priority high
	High order bit for Comparator interrupt priority level.
Bit 3	PCCU3H: CCU3 Interrupt priority high
	High order bit for CCU3 interrupt priority level.
Bit 2	PCCU2H: CCU2 Interrupt priority high
	High order bit for CCU2 interrupt priority level.
Bit 1	PCCU1H: CCU1 Interrupt priority high
	High order bit for CCU1 interrupt priority level.
Bit 0	PCCU0H: CCU0 Interrupt priority high
	High order bit for CCU0 interrupt priority level.

Low byte of Interrupt Priority Register 2: IP2 SFR Address: E6h

Bit	7	6	5	4	3	2	1	0
Name	—				—	—	PLVD	—
R/W	—	—	—	—	—	—	R/W	—
POR	—	—	—	—	—	—	0	—

Bit 7~2	Unimplemented, read as "	0"
---------	--------------------------	----

Bit 1 **PLVD:** LVD Interrupt priority low

Low order bit for LVD interrupt priority level.

Bit 0 Unimplemented, read as "0"

High byte of Interrupt Priority Register 2: IP2H SFR Address: E7h

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	—	—	PLVDH	—
R/W	—	—		—	—	—	R/W	_
POR	—	_		—	—	—	0	_

- Bit 7~2 Unimplemented, read as "0"
- Bit 1 PLVDH: LVD Interrupt priority high
- High order bit for LVD interrupt priority level.
- Bit 0 Unimplemented, read as "0"



Low byte of Interrupt Priority Register 3: IP3 SFR Address: CEh

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	PTB	PADC	PI2C	—
R/W	—	_	_	—	R/W	R/W	R/W	—
POR	—	—	—		0	0	0	

Bit 7~4	Unimplemented, read as "0"
Bit 3	PTB: Time Base Interrupt Priority low
	Low order bit for Time Base Interrupt Priority level.
Bit 2	PADC: ADC Interrupt priority low
	Low order bit for ADC interrupt priority level.
Bit 1	PI2C: I ² C Interrupt priority low
	Low order bit for I ² C interrupt priority level.
D:4 0	Linimulan antal modes """

Bit 0 Unimplemented, read as "0"

How byte of Interrupt Priority Register 3: IP3H SFR Address: CFh

Bit	7	6	5	4	3	2	1	0
Name	—			—	PTBH	PADCH	PI2CH	—
R/W	—	—	—	—	R/W	R/W	R/W	—
POR	—	—	—	—	0	0	0	—

Bit 7~4	Unimplemented, read as "0"	
---------	----------------------------	--

- Bit 3 **PTBH:** Time Base Interrupt Priority high High order bit for Time Base Interrupt Priority level.
- Bit 2**PADCH: ADC** Interrupt priority high
High order bit for ADC interrupt priority level.Bit 1**PI2CH:** I²C Interrupt priority high
- High order bit for I²C interrupt priority level.
- Bit 0 Unimplemented, read as "0"



External Interrupt

The external interrupt pins are pin-shared with the I/O pins and can be configured as an external interrupt pin if the corresponding external interrupt enable bits in the interrupt control registers have been set. The pin must also be setup as an input by setting the corresponding bits in the port mode register. Any pull-high resistor settings will also remain valid when the pin is used as an external interrupt pin. When the interrupt is enabled, the stack is not full and a low level or falling edge appears on the external interrupt pin, a subroutine call to the external interrupt vector, will take place. When the interrupt is serviced, the external interrupt request flag will be automatically reset but the EAL bit must be cleared by the application program to disable other interrupts.

The ITO and IT1 bits are used to select the active edge or level that will trigger the external interrupt for $\overline{INT0}$ and $\overline{INT1}$ respectively.

External	Interru	ot Trig	ger Type
			J J

Ext Int	Trigger Type	Register	Bit
INTO	Low Level or Falling Edge	TCON	IT0
INT1	Low Level or Falling Edge	TCON	IT1

Comparator Interrupt

A comparator interrupt request will take place when the comparator interrupt request flag, CP0IF, is set, a situation that will occur when the comparator output bit changes state. This will in turn cause the comparator overall request flag, CMPF, to go high. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EAL, individual comparator enable bit, CP0IEN, and overall comparator interrupt enable bit, ECMP, must first be set. When the interrupt is enabled, the stack is not full and the comparator inputs generate a comparator output transition, a subroutine call to the comparator interrupt vector, will take place. In addition, the comparator output transition interrupt can be set up by the CPICR control register. Note that the comparator overall request flags, CMPF, will be automatically cleared, however the individual comparator interrupt request flags, CP0IF, must be cleared by the application program. The EAL bit must be cleared by the application program to disable other interrupts when in the interrupt routine.

A/D Converter Interrupt

The A/D Converter Interrupt is controlled by the termination of an A/D conversion process. An A/D Converter Interrupt request will take place when the A/D Converter Interrupt request flag, IADC, is set, which occurs when the A/D conversion process finishes. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EAL, and A/D Interrupt enable bit, EADC, must first be set. When the interrupt is enabled, the stack is not full and the A/D conversion process has ended, a subroutine call to the A/D Converter Interrupt vector, will take place. When the interrupt is serviced, the A/D Converter Interrupt flag, IADC, will be automatically cleared. The EAL bit must be cleared by the application program to disable other interrupts.



Timer/Counter Interrupt


For a Timer Counter interrupt to occur, the global interrupt enable bit, EAL, and the corresponding timer interrupt enable bit, ETn, must first be set. An actual Timer Counter interrupt will take place when the Timer Counter request flag, TFn, is set, a situation that will occur when the relevant Timer Counter overflows. When the interrupt is enabled, the stack is not full and a Timer Counter n overflow occurs, a subroutine call to the relevant timer interrupt vector, will take place. When the interrupt is serviced, the timer interrupt request flag, TFn (n=0,1), will be automatically reset, while the TF2 bit must be cleared by the application program, and the EAL bit must also be cleared using the application program to disable other interrupts.

In addition, when the Timer 2 works in relode mode 1, a falling edge at the T2EX input pin will reload the data from CRCH/CRCL registers to TH2/TL2 registers, if the external reload interrupt control bit, EXEN2, the Timer 2 interrupt control bit, ET2, and the global interrupt enable bit, EAL, are all set high, a Timer 2 external reload interrupt will generated. When the interrupt is serviced, the interrupt flag, EXF2, must be cleared using the application program.

Time Base Interrupts

The function of the Time Base Interrupt is to provide a regular time signal in the form of an internal interrupt. It is basically a simple timer whose interrupt is generated when it overflows. When this happen its respective interrupt request flag, TBF will be set. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EAL and Time Base enable bit, ETB, must first be set. When the interrupt is enabled, the stack is not full and the Time Base overflows, a subroutine call to its respective vector locations will take place. When the interrupt is serviced, the respective interrupt request flag, TBF, will be automatically reset but the EAL bit must be cleared by the application program to disable other interrupts.

The purpose of the Time Base Interrupt is to provide an interrupt signal at fixed time periods. Their clock sources originate from the internal clock source f_{TBC} . This f_{TBC} input clock passes through a divider, the division ratio of which is selected by programming the appropriate bits in the TBCR register to obtain longer interrupt periods. The clock source that generates f_{TBC} , which in turn controls the Time Base interrupt period, can originate from the system clock or the LIRC oscillator.





TBCR Register SFR Address: B2h

Bit	7	6	5	4	3	2	1	0
Name	TBEN	_	TBCK1	TBCK0	_	TBS2	TBS1	TBS0
R/W	R/W		R/W	R/W		R/W	R/W	R/W
POR	0	—	0	0	—	1	1	1
Bit 7	TBEN: T 0: Disab 1: Enabl		Control bit					
Bit 6	Unimplen	nented, rea	d as "0"					
Bit 5 ~ 4	00: f _{sys} / 01: f _{sys} /	4		e Base clock	k source, f₁	BC		
Bit 3	Unimplen	nented, rea	d as ''0''					
Bit 2 ~ 0	000: 256 001: 512 010: 102 011: 204 100: 409 101: 819 110: 163	5/f _{твс} 2/f _{твс} 24/fтвс 24/fтвс 26/f _{твс} 2/fтвс		se Time-out	Period			

I²C Interface Interrupt

An I²C Interrupt request will take place when the I²C Interrupt request flag, SI, is set, which occurs when one of the 25 out of 26 possible I²C states takes place. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EAL, and the I²C Interface Interrupt enable bit, EI2C, must first be set. When the interrupt is enabled, the stack is not full and a byte of data has been compared match with the I²C states, a subroutine call to the respective interrupt vector, will take place. When the I²C interface interrupt is serviced, the EAL bit must be cleared by the application program to disable other interrupts, and the SI flag also must be cleared using the application program.

UART Interface Interrupt

A UART Interrupt request will take place when the UART0 Interrupt request flags, RI0 or TI0, is set, which occurs when a byte of data has been received or transmitted by the UART0 interface. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EAL, and the UART Interrupt enable bit, ES0, must first be set. When the interrupt is enabled, the stack is not full and a byte of data has been transmitted or received by the UART0 interface, will take place. When the UART0 Interface Interrupt is serviced, the EAL bit must be cleared by the application program to disable other interrupts, and the RI0 or TI0 flag also must be cleared using the application program.



LVD Interrupt

A LVD Interrupt request will take place when the LVD Interrupt request flag, LVDF, is set, which occurs when the Low Voltage Detector function detects a low power supply voltage. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EAL, Low Voltage Interrupt enable bit, ELVD, must first be set. When the interrupt is enabled, the stack is not full and a low voltage condition occurs, a subroutine call to the Interrupt vector, will take place. When the Low Voltage Interrupt is serviced, the EAL bit must be cleared by the application program to disable other interrupts and the LVDF flag will be automatically cleared.

Interrupt Wake-up Function

Each of the interrupt functions has the capability of waking up the microcontroller when in the IDLE mode, and among these interrupts only INTO and INT1 interrupts can wake up the microcontroller when in the Power-down mode. A wake-up is generated when an interrupt request flag changes from low to high and is independent of whether the interrupt is enabled or not. Therefore, even though the device is in the Power-Down or IDLE Mode and the CPU clock stopped, situations such as external edge transitions on the external interrupt pins, a low power supply voltage or comparator output bit change may cause their respective interrupt flag to be set high and consequently generate an interrupt. Care must therefore be taken if spurious wake-up situations are to be avoided. If an interrupt wake-up function is to be disabled then the corresponding interrupt request flag should be set high before the device enters the Power-Down or IDLE Mode. The interrupt enable bits have no effect on the interrupt wake-up function.

Programming Considerations

By disabling the interrupt enable bits, a requested interrupt can be prevented from being serviced, however, once an interrupt request flag is set, it will remain in this condition in the interrupt register until the corresponding interrupt is serviced or until the request flag is cleared by the application program.

It is recommended that programs do not use the "CALL subroutine" instruction within the interrupt subroutine. Interrupts often occur in an unpredictable manner or need to be serviced immediately in some applications. If only one stack is left and the interrupt is not well controlled, the original control sequence will be damaged once a "CALL" subroutine is executed in the interrupt subroutine.

All these interrupt functions have the capability of waking up the microcontroller when in the IDLE mode, only $\overline{\text{INT0}}$ and $\overline{\text{INT1}}$ interrupts can wake up the microcontroller when in the Powerdown mode.

Only the Program Counter is pushed onto the stack. If the contents of the register or status register are altered by the interrupt service program, which may corrupt the desired control sequence, then the contents should be saved in advance.



25 Input/Output Ports

The devices offer a range of flexible options on their I/O ports. Many pins can be setup with a choice of different register controlled modes as well as having wake up and slew rate functions.

Input/Output Port Overview

The devices are provided with a series bidirectional input/output ports labeled with port names P0~P3. These I/O ports are mapped to the Special Function Registers with specific addresses as shown in the Special Function Registers table. All of these I/O ports can be used for both input and output operations, the data for which is stored in Port Data Registers. Ports P0~P3 can be setup using Port Mode Registers to operate in a series of different modes. The Port P0 provides register controlled wake up function as well. Bit manipulation instructions can be used to control Ports P0~P3, and all pins for Port 0 ~ Port 3 are equipped with slew rate control.

I/O Port Function Summary

Function.		Port Number								
Function.	P0	P1	P2	P3	Notes					
Push-Pull	\checkmark	\checkmark	\checkmark	\checkmark	CMOS Output					
Open Drain	\checkmark	√	\checkmark	\checkmark	NMOS					
Quasi Bi-direct	\checkmark	\checkmark	\checkmark	\checkmark	Traditional 8051 Port type					
Input Only	\checkmark	\checkmark	\checkmark	\checkmark	High impedance					
Bit Addressable	\checkmark	\checkmark	\checkmark	\checkmark	_					
Slew Rate Control	\checkmark	\checkmark	\checkmark	\checkmark	Fast or Slow select					

Register Description

This section provides a description of all the registers associated with I/O setup and control. The following table gives a summary of all associated I/O registers, which will be described in detail later.

Register				В	it			
Name	7	6	5	4	3	2	1	0
P0WAKE	P07WU	P06WU	P05WU	P04WU	P03WU	P02WU	P01WU	P00WU
P0	P0.7	P0.6	P0.5	P0.4	P0.3	P0.2	P0.1	P0.0
P0M0	P0M0.7	P0M0.6	P0M0.5	P0M0.4	P0M0.3	P0M0.2	P0M0.1	P0M0.0
P0M1	P0M1.7	P0M1.6	P0M1.5	P0M1.4	P0M1.3	P0M1.2	P0M1.1	P0M1.0
P1	P1.7	P1.6	P1.5	P1.4	P1.3	P1.2	P1.1	P1.0
P1M0	P1M0.7	P1M0.6	P1M0.5	P1M0.4	P1M0.3	P1M0.2	P1M0.1	P1M0.0
P1M1	P1M1.7	P1M1.6	P1M1.5	P1M1.4	P1M1.3	P1M1.2	P1M1.1	P1M1.0
P2	_	_	_	_	_	_	_	P2.0
P2M0								P2M0.0
P2M1	_	_	_	_	_			P2M1.0
P3	P3.7	P3.6	P3.5	P3.4	P3.3	P3.2	P3.1	P3.0
P3M0	P3M0.7	P3M0.6	P3M0.5	P3M0.4	P3M0.3	P3M0.2	P3M0.1	P3M0.0
P3M1	P3M1.7	P3M1.6	P3M1.5	P3M1.4	P3M1.3	P3M1.2	P3M1.1	P3M1.0
SRCR					SRCR.3	SRCR.2	SRCR.1	SRCR.0

I/O Register List



Each Port has its own data register, known as P0, P1, P2 and P3, which are used to control the input and output I/O pin data. These registers read input pin data or write output pin data on the selected I/O pin. For I/O pins setup as outputs a write operation to these registers will setup either a high or low level on the corresponding pin. For I/O pins setup as inputs a read operation to these registers will read the actual logic level on the corresponding pin.

P0 Register SFR Address: 80h

SI K Auui	633.0011							
Bit	7	6	5	4	3	2	1	0
Name	P0.7	P0.6	P0.5	P0.4	P0.3	P0.2	P0.1	P0.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	1	1	1	1	1	1	1	1

P1 Register SFR Address: 90h

OTICAddi	000.0011							
Bit	7	6	5	4	3	2	1	0
Name	P1.7	P1.6	P1.5	P1.4	P1.3	P1.2	P1.1	P1.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	1	1	1	1	1	1	1	1

P2 Register

SFR Address: A0h

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	—	—	—	P2.0
R/W	—	_	_	_	_	_	_	R/W
POR	—	—	—	—	—	—	—	1

P3 Register SFR Address: B0h

Bit	7	6	5	4	3	2	1	0
Name	P3.7	P3.6	P3.5	P3.4	P3.3	P3.2	P3.1	P3.0
R/W								
POR	1	1	1	1	1	1	1	1

Bit 7~0 I/O Port bit 7 ~ bit 0 Input/Output Data Control

During reading and writing of data to these registers, what actually happens is dependent upon whether the corresponding pin is setup as an output or input.

Register Write Operations

A write operation is only effective when the corresponding pin is setup as an output. In such cases a write operation will setup the logic level on the pin as follows:

0: Output low

1: Output high

Register Read Operations

A read operation will read the current logic level on the corresponding pin.

- 0: Read low level
- 1: Read high level



PnM0/PnM1 Registers – Port Mode Registers

They are used to setup the I/O operating mode of each pin. As there are four different operating modes for the Port $0\sim3$ pins, each pin has two bits to select the mode, known as the PnM0 and PnM1 bits.

Port 0 Mode Control

P0M0 Register

SFR Address: 9Eh

Bit	7	6	5	4	3	2	1	0
Name	P0M0.7	P0M0.6	P0M0.5	P0M0.4	P0M0.3	P0M0.2	P0M0.1	P0M0.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

P0M1 Register SFR Address: 9Fh

Bit	7	6	5	4	3	2	1	0
Name	P0M1.7	P0M1.6	P0M1.5	P0M1.4	P0M1.3	P0M1.2	P0M1.1	P0M1.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Port 1 Mode Control

P1M0 Register SFR Address: A6h

Bit	7	6	5	4	3	2	1	0
Name	P1M0.7	P1M0.6	P1M0.5	P1M0.4	P1M0.3	P1M0.2	P1M0.1	P1M0.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

P1M1 Register SFR Address: A7h

Bit	7	6	5	4	3	2	1	0
Name	P1M1.7	P1M1.6	P1M1.5	P1M1.4	P1M1.3	P1M1.2	P1M1.1	P1M1.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0



Port 2 Mode Control

P2M0 Register SFR Address: AEh

OTICAddi								
Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	—	—		P2M0.0
R/W	—		—	—	—	—		R/W
POR	—		—	—	—	—		0

P2M1 Register

SFR Address: AFh

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	—			P2M1.0
R/W			_	_	_			R/W
POR	—		_	_				0

Port 3 Mode Control

P3M0 Register

SFR Address: B6h

Bit	7	6	5	4	3	2	1	0
Name	P3M0.7	P3M0.6	P3M0.5	P3M0.4	P3M0.3	P3M0.2	P3M0.1	P3M0.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

P3M1 Register SFR Address: B7h

Bit	7	6	5	4	3	2	1	0
Name	P3M1.7	P3M1.6	P3M1.5	P3M1.4	P3M1.3	P3M1.2	P3M1.1	P3M1.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

These registers operate as pairs, for example P0M0 and P0M1, to select the operating mode for each I/O pin. The following table shows how the PnM0 and PnM1 bits are used to select the I/O operating mode.

PnM0.m	PnM1.m	Configuration of Port n.m		
0	0	Quasi-bidirectional		
0	1	Push-Pull Output		
1	0	Input-Only – High Impedance Input		
1	1	Open-Drain Output		

Note: n = 0~3 which selects Port 0 to Port 3

m = $0 \sim 7$ which selects the port pin



P0WAKE Register – Port 0 Wake-up

POWAKE Register SFR Address: 91h

Bit	7	6	5	4	3	2	1	0
Name	P07WU	P06WU	P05WU	P04WU	P03WU	P02WU	P01WU	P00WU
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **POWAKE:** Port 0 bit 7 ~ bit 0 Wake-up Control

0:	Disable	
1:	Enable	

When the device enters the IDLE or Power-Down Mode, the system clock will stop resulting in power being conserved, a feature that is important for battery and other low-power applications. Various methods exist to wake-up the microcontroller, one of which is to change the logic condition on one of the $P0.0 \sim P0.7$ pins to a low level. Note that the Port 0 wake-up functions are triggered by a low logic level and not by a falling edge. This Port 0 wake-up function is especially suitable for applications that can be woken up via external switches. The P0 wake up pins can be selected individually to have this wake-up feature using the P0WAKE register.

SRCR Register – Slew Rate Control

SRCR Register

SFR Address: A4h

Bit	7	6	5	4	3	2	1	0
Label	—	—	—	—	SRCR.3	SRCR.2	SRCR.1	SRCR.0
R/W	—	_	—	—	R/W	R/W	R/W	R/W
POR	_	_	_	_	0	0	0	0

Bit 7~4	Unimplemented, read as "0"
Bit 3	SRCR.3: Port 3 Slew Control Enable 0: Fast 1: Slow
Bit 2	SRCR.2: Port 2 Slew Control Enable 0: Fast 1: Slow
Bit 1	SRCR.1: Port 1 Slew Control Enable 0: Fast 1: Slow
Bit 0	SRCR.0: Port 0 Slew Control Enable 0: Fast 1: Slow

The port pins, when setup as outputs, can be selected to have either a fast or slow slew rate. To minimise noise generation due to fast switching of the output drivers, it may be advisable to select the slower slew rate. The slew rates are selected port wide, individual pins cannot be selected to have either fast or slow slew rates.



Pin-remapping Function

The limited number of supplied pins in a package can impose restrictions on the amount of functions a certain device can contain. However by allowing the same pins to share several different functions and providing a means of function selection, a wide range of different functions can be incorporated into even relatively small package sizes.

PRM Register – Pin-remapping Control Register

PRM Register

SFR Address: D5h

Bit	7	6	5	4	3	2	1	0
Label		—	—	—			PRM1	PRM0
R/W	—	—	—	—		—	R/W	R/W
POR		—	—	—			0	0

Bit 1	PRM1: SCL/SDA pin-remapping selection bit 0: SCL on P3.5, SDA on P3.4 1: SCL on P1.7, SDA on P2.0

Bit 0 **PRM0:** CC3~CC0 pin-remapping selection bit 0: CC3 on P3.3, CC2 on P3.2, CC1 on P3.1, CC0 on P3.0 1: CC3 on P0.6, CC2 on P0.5, CC1 on P1.0, CC0 on P0.7



I/O Pin Structures

The accompanying diagrams illustrate the internal structures of some generic I/O pin types. As the exact logical construction of the I/O pin will differ from these drawings, they are supplied as a guide only to assist with the functional understanding of the I/O pins.

Quasi-bidirectional I/O


This is the traditional 8051 type I/O port type, constructed from an NMOS FET transistor and three pull high resistors, so called Strong, Weak, Very Weak pull high resistors. This structure can be used to reduce the power consumption and the output switching state respond time.

A Very Weak pull high resistor will be turned on whenever the I/O port registers, associated with the I/O pins, contain a high level.

When the I/O port register bits have a high level and the corresponding I/O pins stay at high level as well, the Weak pull high resistor will be turned on. However, if the I/O port registers are high and the corresponding I/O pins are pulled low by the external devices, then the Weak pull high resistor will be disabled by hardware. These weak pull-high resistors enable/disable function are dependent on the voltage level after the I/O pin is connected to the external circuit.

The Strong pull high resistor is used to enhance the output response time. When the output state changes from low to high, the Strong resistor will be turned on after two system clock delay times.

A Quasi-bidirectional pin also provides a Schmitt Trigger input.




Quasi-bidirectional I/O Structure



Push-pull Output


This I/O structure is a standard CMOS type structure with a single NMOS and PMOS complimentary transistor pair. The input is a Schmitt Trigger type input.



Push-pull Output Structure

Open-drain Output


This I/O structure is an open drain type structure with a Schmitt Trigger input. Usually, an external pull high resistor is needed for such applications.



Open-drain Output Structure

Input Only

This Input Only structure is a Schmitt Trigger type input without any pull high resistors.



Input Only Structure



Programming Considerations

Within the user program, one of the first things to consider is port initialisation. After a reset, the I/ O data register will be set high and I/O port mode registers will be cleared to low. This means that all I/O pins will default to a Quasi-bidirectional structure. The I/O pins can be re-assigned to some other mode for each I/O using the control registers, PnM0 and PnM1. Ports P0 ~ P3 provide four I/ O structure modes option. Care should be taken to setup the correct I/O structure for each I/O pin, otherwise unexpected data will be input or output on the I/O pins.

The data registers, P0~P3, reflect the value of the corresponding I/O port, however, they do not necessarily reflect the I/O pin logic state. During reading and writing of data to these registers, what actually happens is dependent upon whether the corresponding pin is setup as an output or input. A write operation is only effective when the corresponding pin is setup as an output. In such cases a write operation will setup the logic level, low or high, on the pin. A read operation will read the current logic level, low or high, on the corresponding pin.

If any pins are setup to be used as A/D input pins then it is important to ensure that the I/O Port Mode registers setup the pins as inputs, which are essentially high impedance inputs. In this way the I/O logic circuits will have a minimal influence on the A/D input impedance.

When using these bit control instructions, a read-modify-write operation takes place. The microcontroller must first read in the data on the entire port, modify it to the required new bit values and then rewrite this data back to the output ports, such as using CLR or SETB bit write instructions. Care should be taken that some instructions, the Read-Modify-Write instructions, operate on the Pn register, such as "INC P0" or "ANL P2, A", while others can operate directly onto the external port input, such as "MOV A, P1".

Mnemonic	Instruction	Example	Bit Manipulation
ANL	Logical AND	ANL P3, A	—
ORL	Logical OR	OR P3, A	—
XRL	Logical XOR	XRL P3, A	—
JBC	Jump if bit set and then clear bit	JBC P3.0, (LABEL)	—
CPL	Complement bit	CPL P3.0	—
INC	Increment	INC P3	—
DEC	Decrement	DEC P3	—
DJNZ	Decrement and jump if not zero	DJNZ P3, (LABEL)	—
MOV Px.y, C	Move carry flag to Bit y of Port x	MOV P3.0, C	
CLR Px.y	Clear Bit y of Port x	CLR P3.0	
SETB Px.y	Set Bit y of Port x	SETB P3.0	

The accompanying table illustrates the Read-Modify-Write related instructions.



26 Timer/Event Counters

One of the most fundamental functions in any microcontroller device is the ability to control and measure time. To implement time related functions each device includes several Timer/Counters. The Timers are multi-purpose timing units and serve to provide operations such as Timer/Counter, Input Capture, Compare Match Output and Programmable Clock Output. Each of the Timers has one individual interrupt. The addition of input and output pins for each Timer ensures that users are provided with timing units with a wide and flexible range of features.

Timer/Event Counter Summary

The devices contain three Timers, namely Timer 0, Timer 1 and Timer 2. Each individual Timer is 16-bit wide which are composed of two 8-bit registers, TLn and THn. Timers 0 and Timer 1 have similar structures and similar operating modes. Timer 2 has a different structure and is also known as a Programmable Counter Array, or PCA for short and has functions such as Compare, Reload and Capture functions, so called CRC, as well as programmable clock output function. All timers have a clock divider which provides additional range to the timers.

Various Timer control registers determine how each Timer is operated. The clock sources for the Timers can come from an internal clock source or from an external timer pin. Note that if the external timer input function is selected, the respective pin-shared I/O pins should be configured as input pins.

As Timer 0 and 1 have similar structures they will be described together in their own single chapter, however as Timer 2 has a very different structure it will be described in a separate chapter. The main features and differences among the Timers are summarised in the accompanying table.

Function	Timer 0	Timer 1	Timer 2
13-bit Timer/Counter	√	\checkmark	
16-bit Timer/Counter	√	\checkmark	—
8-bit timer with auto-reload	√	\checkmark	_
Two 8-bit Timer/Counters	√	_	
16-bit Timer/Counter with auto-reload	_	—	\checkmark
16-bit Timer/Counter with capture	_		\checkmark
Compare Match Output	_	—	\checkmark
Programmable Clock Output	_	_	\checkmark

Timer Function Summary



27 Timer/Event Counters 0, 1

These two timers provide have a similar type and structure and operate with a choice of three modes for Timer 1 and four modes for Timer 0. They provide basic timing and event counting operations.

Introduction

The different operating modes of the timers are selected using the TnM1 and TnM0 bits in the TMOD.

Timer Mode	TnM1, TnM0 bits	Mode Name	Application Timer
0	00	13-bit Timer-Counter	Timer 0, 1
1	01	16-bit Counter	Timer 0, 1
2	10	8-bit Counter Auto Reload	Timer 0, 1
3	11	Two 8-bit Counters	Timer 0 only

The registers, THn and TLn, are special function registers located in the Special Function Registers and is the place where the actual timer value is stored. This register pair, are each 8-bit wide, and can be cascaded into 13-bit or 16-bit wide using mode options. The value in the timer registers increases by one each time an internal clock pulse is received or an external transition occurs on the external timer pin. The timer will count from the initial value loaded by the preload register to their full count at which point the timer overflows and an internal interrupt signal is generated. If the timer auto-reload mode is selected, the timer value will then be reset with the initial preload register value and continue counting, otherwise the timer value will be reset to zero. Note that to achieve a maximum full range count, the preload register must first be cleared to all zeros.

Timer 0/Timer 1Register Description

Overall operation of the Timer 0 and Timer 1 are controlled using the registers listed in the accompanying table. A register pair, TLn and THn, exist to store the internal counter 13-bit or 16-bit value. The TCON, IRCON, IEN0, IEN1 registers include the TIMERn interrupt control and interrupt request flags, which are described in the Interrupt section. The remaining registers are control registers which setup the different operating and control modes as well as the clock source control bits.

Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
IEN0	EAL	WDT	ET2	ES0	ET1	EX1	ET0	EX0
IEN1	EXEN2	SWDT	—	ECMP	ECCU3	ECCU2	ECCU1	ECCU0
IRCON	EXF2	TF2	CCU3F	CCU2F	CCU1F	CCU0F	_	_
TMOD	GATE1	C/T1	T1M1	T1M0	GATE0	C/T0	T0M1	T0M0
TCON	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0
TLn	D7	D6	D5	D4	D3	D2	D1	D0
THn	D15	D14	D13	D12	D11	D10	D9	D8
TMPRE			T2PRE1	T2PRE0	T1PRE1	T1PRE0	T0PRE1	T0PRE0

Timer0/Timer1 Register List

Note: n = 0, 1



TL0 Register SFR Address: 8Ah

16-bit

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit $7 \sim 0$ **TL0:** TIMER0 Counter Low Byte Register bit $7 \sim bit 0$

13-bit

Bit	7	6	5	4	3	2	1	0
Name				D4	D3	D2	D1	D0
R/W	—	—	—	R/W	R/W	R/W	R/W	R/W
POR	—	—	—	0	0	0	0	0

Bit 7~5 Unimplemented, read as "0"

Bit $4 \sim 0$ **TL0:** TIMER0 Counter Low Byte Register bit $4 \sim bit 0$

TH0 Register SFR Address: 8Ch

16-bit

Bit	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **TH0:** TIMER0 Counter High Byte Register bit 15~bit 8

13-bit

Bit	7	6	5	4	3	2	1	0
Name	D12	D11	D10	D9	D8	D7	D6	D5
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **TH0:** TIMER0 Counter High Byte Register bit 12 ~ bit 5



TL1 Register SFR Address: 8Bh

16-bit

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit $7 \sim 0$ **TL1:** TIMER1 Counter Low Byte Register bit $7 \sim bit 0$

13-bit

Bit	7	6	5	4	3	2	1	0
Name	—		—	D4	D3	D2	D1	D0
R/W	—	—	—	R/W	R/W	R/W	R/W	R/W
POR	—	—	—	0	0	0	0	0

Bit 7~5 Unimplemented, read as "0"

Bit $4 \sim 0$ **TL1:** TIMER1 Counter Low Byte Register bit $4 \sim bit 0$

TH1 Register SFR Address: 8Dh

SI IX Address

16-bit

Bit	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **TH1:** TIMER1 Counter High Byte Register bit 15~bit 8

13-bit

Bit	7	6	5	4	3	2	1	0
Name	D12	D11	D10	D9	D8	D7	D6	D5
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 TH1: TIMER1 Counter High Byte Register bit 12 ~ bit 5



TMOD Register SFR Address: 89h

Bit	7	6	5	4	3	2	1	0
Name	GATE1	C/T1	T1M1	T1M0	GATE0	С/Т0	T0M1	T0M0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0
Bit 7	0: Disab 1: Enabl This bit is and Time	le s used to en r 1 is enabl	nable the T led to run u	sing the Tl	R1 bit and	when the \overline{I}	$\overline{\rm NT1}$ pin is	input hig
Bit 6		mer 1 Coun r	ter/Timer s					
Bit 5~4	00: Mod 01: Mod 10: Mod	le 0 – 13-bi le 1 – 16-bi	r 1 mode se t Timer/Co t Timer/Co Auto Reloa r Stopped	unter unter	ounter			
Bit 3	0: Disab 1: Enabl This bit is and Time	le s used to en r 0 is enabl	nable the T led to run u unter will in	ising the T	R0 bit and	when the \overline{I}	NTO pin is	input hig
Bit 2		mer 0 Coun r	ter/Timer s			00		r r
Bit 1~0	00: Mod 01: Mod 10: Mod	le 0 – 13-bi le 1 – 16-bi le 2 – 8-bit	r 0 mode se t Timer/Co t Timer/Co Auto Reloa ndependen	unter unter d Timer/Co		3		



TCON Register SFR Address: 88h

SFK Auu	000.0011							
Bit	7	6	5	4	3	2	1	0
Name	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0
Bit 7	0: No re 1: Interr	upt request	;	C	atically who	en the inter	rupt is proc	essed.
Bit 6		ner 1 Run c	•		5		1 1	
Bit 5	0: No re 1: Interr	upt request	;	-	atically who	en the inter	rupt is proc	essed.
Bit 4	TR0: Tim 0: Stop 1: Run	ner 0 Run c	ontrol		·			
Bit 3		ernal interru I elsewhere		st flag				
Bit 2		ernal interru l elsewhere	1 21	ontrol				
Bit 1		ernal interro l elsewhere		st flag				
Bit 0		ernal interro l elsewhere		control				



TMPRE Register SFR Address: 8Fh

	1000.0111								
Bit	7	6	5	4	3	2	1	0	
Name	—	_	T2PRE1	T2PRE0	T1PRE1	T1PRE0	T0PRE1	T0PRE0	
R/W	—		R/W	R/W	R/W	R/W	R/W	R/W	
POR	0 0 0 0 0 0 0								
Bit 7~6	Unimplen	nented, rea	d as ''0''						
Bit 5~4	T2PRE1,	T2PRE0:	Timer 2 Cl	ock Freque	ncy selection	on			
	00: f _{sys} /			1	5				
	01: f_{SYS}								
	$10: f_{SYS}$								
		4							
	11: f _{sys}								
Bit 3~2	T1PRE1,	T1PRE0:	Timer 1 Cl	ock Freque	ncy selection	on			
	$00: f_{sys}$	/12		-	-				
	01: f _{sys} /	6							
	$10: f_{SYS}$								
		7							
	11: f _{sys}								
Bit 1~0	T0PRE1,	TOPREO:	Timer 0 Cl	ock Freque	ncy selection	on			
	00: f _{sys} /	/12		-					

- 00. $f_{SYS}/12$ 01: $f_{SYS}/6$
- $10: f_{SYS}/4$
- 11: f_{SYS}

Mode 0 – 13-bit Counter/Timer Mode Operation

To select this mode, bits TnM1 and TnM0, should be set to "00". The 13 bits of data are comprised of 5 low bits in the TLn register and 8 high bits in the THn register. The C/Tn bit is used to select the timer or counter function. The Counter/Timer Run or Stop operation is controlled using the TRn bit. If the Counter function is selected, the TRn and GATEn bits can be used to manage the external INTn input to count edge transitions or measure pulse widths. The timer/counter clock source is decided by the TnPRE0 and TnPRE1 bits in the TMPRE register. Note that the TRn bit is used to control the Timer/Counter run or stop function. Clearing this bit will not clear the TLn and THn registers, the registers should be initialised by the application program. When an overflow occurs, the TFn interrupt request flag will be set and an interrupt will take place if the interrupt is enabled.

Register		Bit											
Register	7	6	5	4	3	2	1	0					
THn	D12	D11	D10	D9	D8	D7	D6	D5					
TLn	—	—	—	D4	D3	D2	D1	D0					

13-bit Counter Data


Note: n = 0, 1



Mode 1 – 16-bit Counter/Timer Mode Operation

To select this mode, bits TnM1 and TnM0, should be set to "01" respectively. The 16 bits of data are stored in the TLn and THn registers. The C/Tn bit is used to select the timer or counter function. The Counter/Timer Run or Stop is controlled by TRn bit. If the Counter function is selected, the TRn and GATEn bits can be used to manage the external INTn input to count edge transitions or measure pulse widths. The timer/counter clock source is decided by the TnPRE0 and TnPRE1 bits in the TMPRE register. Note that the TRn bit is used to control the Timer/Counter run or stop function. Clearing this bit will not clear the TLn and THn registers, the registers should be initialised by the application program. When an overflow occurs, the TFn interrupt request flags will be set and an interrupt will take place if the interrupt is enabled.

The following block illustrates the 13-bit and 16-bit Timer/Counter basic operational blocks.




Mode 0 and Mode 1 Block Diagram - Timer 0, 1



Mode 2 – 8-bit Auto-reload Counter/Timer Mode Operation

To select this mode, bits TnM1 and TnM0, should be set to "10" respectively. This function is implemented by the 8-bit TLn and THn registers. The C/Tn bit is used to select the timer or counter function. The Counter/Timer Run or Stop is controlled by the TRn bit. If the Counter function is selected, the TRn and GATEn bits can be used to manage the external INTn input to count edge transitions or measure pulse widths. The timer/counter clock source is decided by the TnPRE0 and TnPRE1 registers in the TMPRE register. When the values in the TLn register overflows, the TLn value will be auto-reloaded with the data in the THn register and an interrupt will take place if the interrupt is enabled. Note that the value of THn register should be initialised by the application program. The accompanying block diagram illustrates the 8-bit Auto-Reload Timer/Counter basic operational blocks.






Mode 3 – Two 8-Bit Timers/Counters Mode Operation – Timer 0 Only

To select this mode, bits T0M1 and T0M0, should be set to "11" respectively. This mode is only available for Timer 0. For Timer 1, this mode is not available and if selected will stop the timer function. The two 8-bit Timer/Counter function is implemented by the two individual 8-bit TL0 and TH0 registers. TL0 can have both Timer and Counter functions while TH0 can only have a Timer function. The C/T0 bit is used to select the timer or counter function for TL0. The TL0 Run or Stop is controlled by the TR0 bit. If the Counter function is selected, the TR0 and GATE0 bits can be used to manage the external INT0 input to count external edge transitions or to measure input pulse widths. If the TL0 counter overflows, an interrupt will be generated and the interrupt request flag, TF0, will be set high. The timer/counter clock source is decided by the T0PRE0 and T0PRE1 bits in the TMPRE register.

In addition to TL0, the other 8-bit timer, TH0, can use the TR1 bit to enable the Timer. If the TH0 timer overflows, an interrupt will be generated and the interrupt request flag, TF1, will be set high. The timer clock source is decided by the T0PRE0 and T0PRE1 bits in the TMPRE register. The following block illustrates the two 8-bit Timer/Counters basic operational blocks.





28 Timer 2 with Additional 4-channel PCA

The structure of Timer 2 is very different from that of Timers 0 and 1 and is therefore described in its own chapter.

Introduction

The Timer 2 provides the Timer, Event Counter, Gated timer functions and also cooperates with a 4-channel Programmable Counter Array, known as PCA, to implement the Compare, Reload, Capture and Programmable Clock Output functions. Each channel has a module, so there are four modules, named Module 0~Module 3. Each module can be operated as a Compare and Capture function while Module 0 can also be operated as a Compare, Reload, Capture, known as CRC, and Programmable Clock Output functions. The accompanying tables and diagram illustrate the PCA modules functional compare table, timer I/O pin list and basic operational block diagram.

Timer 2 with PCA Modules Operating Modes Summary


Module	Compare	Capture	Reload	Clock Output
0	\checkmark	\checkmark	\checkmark	\checkmark
1	\checkmark	\checkmark		—
2	\checkmark	\checkmark		—
3	\checkmark	\checkmark		—

Note: Module 0 only provides the reload value from the Timer 2 capture registers CRCH and CRCL for Clock Output Mode. It is important to note that the actual Clock Output pin is T2 and not CC0.

Timer 2 with PCA Modules I/O Pins

Function	Input Pins	Output Pins
Compare	—	CC0, CC1, CC2, CC3
Reload trigger	T2EX	—
Capture	CC0, CC1, CC2, CC3	—
Event Counter or Gated input	T2	
Clock Output		T2





Timer 2 with PCA Modules Block Diagram



Timer 2

Timer 2 is a 16-bit wide count-up counter which is driven by a user selectable internal or external clock source. The counter is composed of two registers, TL2 and TH2, to implement the Timer, event counter and gated timer functions. The clock source is decided by the bits T2I1 and T2I0 in the T2CON register.

Timer function

To select this function, bits T2I1 and T2I0 in the T2CON register, should be set to "01" respectively. The value in the Timer 2 registers, TL2 and TH2, increases by one each time an internal clock pulse is received. The count rate is derived from the " f_{SYS} ". The prescaler can be managed by the T2PRE1 and T2PRE0 bits in the TMPRE register. When the timer counter is overflowed, an interrupt will take place and the interrupt request flag, TF2, will be set to high.

Event Counter function

To select this function, bits T2I1 and T2I0 in the T2CON register, should be set to "10" respectively. The value in the Timer 2 registers, TL2 and TH2, increases by one each time a falling edge occurs on the external timer pin, T2. When the timer counter is overflowed, an interrupt will take place and the interrupt request flag, TF2, will be set to high. The maximum count rate is 1/4 of the system clock frequency.

Gated Timer function

To select this function, bits T2I1 and T2I0 in the T2CON register, should be set to "11" respectively. The value in the Timer 2 registers, TL2 and TH2, increases by one each time an internal clock pulse is received. The count rate is derived from the " f_{SYS} " and the prescaler can be managed by the T2PRE1 and T2PRE0 bits in the TMPRE register. The external timer pin, T2, can be a gate to the Timer 2 input. When the T2 pin is set high, the Timer 2 keeps counting and when the T2 pin is cleared to low, the Timer 2 will be stopped. The T2 input signal will be sampled once by every internal system clock. When the timer counter is overflowed, an interrupt will take place and the interrupt request flag, TF2, will be set to high.



Timer 2 with PCA

Time 2 and 4-channel PCA modules provide the Compare, Reload, Capture and programmable clock output functions. Each of the four Timer 2 Modules contains a pair of registers, CRCL/CRCH for Module 0 and CCLn/CCHn for Modules 1, 2 and 3. These registers are compared with the Timer 2 TL2/TH2 register pair and when a compare match occurs, an interrupt signal can be generated. The value in the Timer 2 registers increases by one each time an internal clock pulse is received or an external transition occurs on the external timer pin.

The Compare function provides two modes, Mode 0 and Mode 1. When a compare match takes place, the compare results will output to the respective output pins, according to the selected mode. Refer Compare mode section for details.

There are two modes for the Capture function, Mode 0 and Mode 1, which are used to select different trigger methods. In Mode 0, the Capture function is triggered by the external I/O pins, CCn. In Mode 1, the Capture function is triggered by writing data to the CCLn or CRCL registers. Once the Capture function is enabled and triggered, the Timer 2 data in the TL2 and TH2 registers will be captured into the respective CCLn/CCHn or CRCL/CRCH registers. Refer Capture modes for details.

In the Reload mode, the timer counter registers, TH2 and TL2, are located in the Special Function Registers and is the place where the actual timer value is stored. The value in the timer registers increases by one each time an internal clock pulse is received or an external transition occurs on the external timer pin, T2. The timer will count from the initial value loaded by the preload register to the full count of FFFFH for the 16-bit Timer/Event Counters, at which point the timer overflows and an internal interrupt signal is generated. There are two modes to reload the CRCL/CRCH registers data, one is the counter overflow and the other is triggered by the falling edge on the T2EX pin. Refer Reload mode for details.

In the Programmable Clock Output mode, the clock output frequency depends on the system clock and the reload value of the Timer 2 capture registers, CRCH and CRCL. The output clock is generated by programming the T2CON control bit, and output via T2 pin. Refer Programmable Clock Output mode for details.



Timer 2 Register Description

The Timer 2 value is stored in a register pair, TL2/TH2. Each of the internal PCA modules has a register pair, known as CRCL/CRCH for Module 0 and CCLn/CCHn for modules 1, 2 and 3. The T2CON register is related to the interrupt control register which is described in the Interrupt section. The remaining two registers, CCEN and T2CON1, are control registers which setup the different operating and control modes. The following table provides a register summary list for Timer 2.

Timer 2 Register List

Register Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
TL2	D7	D6	D5	D4	D3	D2	D1	D0
TH2	D15	D14	D13	D12	D11	D10	D9	D8
CRCL	D7	D6	D5	D4	D3	D2	D1	D0
CRCH	D15	D14	D13	D12	D11	D10	D9	D8
CCLn	D7	D6	D5	D4	D3	D2	D1	D0
CCHn	D15	D14	D13	D12	D11	D10	D9	D8
T2CON	—	I3FR	—	T2R1	T2R0	T2CM	T2I1	T2I0
T2CON1					T2OI	T2OE	—	—
CCEN	COCAH3	COCAL3	COCAH2	COCAL2	COCAH1	COCAL1	COCAH0	COCAL0

Note: n =1, 2, 3

CCEN Register SFR Address: C1h

Bit	7	6	5	4	3	2	1	0
Name	COCAH3	COCAL3	COCAH2	COCAL2	COCAH1	COCAL1	COCAH0	COCAL0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 COCAH3, COCAL3: Compare/Capture mode select for Module 3 CC3 register 00: Disable

- 01: Capture on rising edge at the CC3 pin
- 10: Compare mode
- 11: Capture on writing data into register CCL3

Bit 5~4 **COCAH2, COCAL2:** Compare/Capture mode select for Module 2 CC2 register 00: Disable

- 01: Capture on rising edge at the CC2 pin
- 10: Compare mode
- 11: Capture on writing data into register CCL2

Bit 3~2 COCAH1, COCAL1: Compare/Capture mode select for Module 1 CC1 register 00: Disable

- 01: Capture on rising edge at the CC1 pin
- 10: Compare mode
- 11: Capture on writing data into register CCL1

Bit 1~0 COCAH0, COCAL0: Compare/Capture mode select for Module 0 CRC register 00: Disable

- 01: Capture on rising or falling edge at the CC0 pin
- 10: Compare mode
- 11: Capture on writing data into register CRCL



T2CON Register

Bit	7	6	5	4	3	2	1	0
Name	_	I3FR	_	T2R1	T2R0	T2CM	T2I1	T2I0
R/W	—	R/W	—	R/W	R/W	R/W	R/W	R/W
POR	—	0	—	0	0	0	0	0
Bit 7	Unimplen	nented, rea	d as ''0''					
Bit 6	I3FR: Tir	ner 2 Capt	ure Mode 0	edge selec	tion for "C	C0"		
	0: Fallin	g edge		•				
	1: Rising	g edge						
	This bit is	used as ca	pture signa	l in CC0. V	Vhen Timer	2 is select	ed as comp	are mode (
	the I3FR l	oit is recom	nmended to	be set high	by applica	tion progra	m.	
Bit 5	Unimplen	nented, rea	d as "0"					
Bit 4~3	T2R1, T2	R0: Timer	2 reload m	ode selecti	on			
	00: Relo	ad function	n disabled					
	01: Relo	ad function	n disabled					
	10: Mod	e 0						
	11: Mod	e 1						
Bit 2	T2CM: T	imer 2 Cor	npare mode	e selection				
	0: Mode	•						
	1: Mode							
Bit 1~0	,		clock sour	ce select				
		er 2 stoppe						
			ource, deci	ded by the	T2PRE1 an	nd T2PRE0	bits in the	TMPRE
	regist							
		1	n falling ed	0				
		nal clock s nal T2 pin.	ource, deci	ded by the	T2PRE1 an	nd T2PRE0	bits, gated	by the

SFR Address: FEh

Bit	7	6	5	4	3	2	1	0
Name	—	—	_	—	T2OI	T2OE	—	_
R/W	—	—	—	—	R/W	R/W	—	—
POR	—	—	—	—	1	0	—	—

Unimplemented, read as "0" Bit 7~4

- Bit 3 T2OI: Timer 2 output initial state control
 - 0: T2 pin initial output Low
 - 1: T2 pin initial output High

The Timer 2 output initial state can be selected by the T2OI bit before enable the Timer 2 programmable clock output function.

- **T2OE:** Timer 2 clock output enable bit Bit 2
 - 0: Disable
 - 1: Enable


The Timer 2 clock output is enabled by setting the T2OE bit high. When the Timer 2 clock output is disabled, the T2 pin can be used as the other pin shared functions.

Unimplemented, read as "0" Bit 1~0

Capture Modes



Timer 2 has two capture modes, the Capture on Edge Mode, known as Capture Mode 0, and the Capture on Write Mode, known as Capture Mode 1. The required mode is selected using the COCAHn and COCALn bits in the CCEN register. The accompanying diagram illustrates the basic operational blocks.



Note: 1. n=0~3

- 2. CC1~CC3 capture input by rising edge
- 3. CC0 capture input by rising or falling edge selection by the I3FR bit
- 4. Write to CCLn is for CC1~CC3 and Write to CRCL is for CC0

Capture Modes Block Diagram

Capture On Edge Mode

To select this mode, bits COCAHn and COCALn in the CCEN register, should be set to "01" respectively. In this mode, Modules 1~3 will capture the Timer 2 counter on the rising edge of an external signal applied on the CC1~CC3 pins. Module 0 will capture the Timer 2 counter contents on a rising or falling edge applied on the CC0 pin. The rising or falling edge trigger is controlled by the I3FR bit in the T2CON register. In this mode, when the CCUn interrupt is enabled and a trigger edge is detected on CCn input pin, the CCUnF interrupt flag will be set high to generate an interrupt.

Capture On Write Mode

To select this mode, bits COCAHn and COCALn in the CCEN register, should be set to "11" respectively. In this mode a Timer 2 Capture is generated by any write operation into the capture register low byte. Note that the capture action occurs right after the write operation and the value written to capture register is irrelevant for this function. The Timer 2 contents will be latched into the appropriate capture registers. In this mode, no interrupt request will be generated.




Compare Modes

Timer 2 has two compare modes, known as Mode 0 and Mode 1. The required mode is selected using the T2CM bit in the T2CON register. Setting counter data in the Compare modes can implement the PWM function for various control applications. The CCUnF interrupt flag will be set high when Timer 2 compare mode is enabled and counter value (TH2, TL2) is equal to Compare/Capture register n (CCHn, CCLn, n=1~3) or Compare/Reload/Capture register (CRCH, CRCL).

Compare Mode 0

In Mode 0, if the Timer 2 counter data is the same as the Compare registers, the compare output will be set from low to high and the Timer 2 counter overflow will clear the respective output pins, CCn, to low. The accompanying diagrams illustrate the Basic application blocks.








Figure below illustrates the operation of compare mode 0.


Note: 1. Px.y is the corresponding data bit of the I/O pin which is pin-shared with CCn.

- 2. SPx.y is the corresponding shadow bit of Px.y. When the Px.y is selected as CCn pin function, its data bit becomes the shadow bit.
- 3. The CCn pin output changes to low when timer 2 overflows.

Compare Match Mode 0 Timing Diagram – T2CM=0

Compare Mode 1

In Mode 1, the compare output can be decided by the software setting of the related I/O pin register. When the compare match takes place, the control register value will be output to I/O pins, CCn, and the Timer 2 counter overflow will not affect the Compare output. The accompanying diagrams illustrate the Basic application blocks.








Figure below illustrates the operation of compare mode 1.

Note: 1. Px.y is the corresponding data bit of the I/O pin which is pin-shared with CCn.


- SPx.y is the corresponding shadow bit of Px.y and is used to control the CCn output when compare match occurs. When the Px.y is selected as CCn pin function, its data bit becomes the shadow bit.
- 3. There will no output change on CCn pin when timer 2 overflows.

Compare Match Mode 1 Timing Diagram – T2CM=1



Reload Mode

Module 0 provides a Reload Mode function. In the reload function, preset values in the CRCL and CRCH registers are loaded into the TL2 and TH2 registers. There are two kinds of Reload modes, Mode 0 and Mode 1, which are selected by the T2R1 and T2R0 bits in the T2CON register. In Reload Mode 0, the Reload enable is controlled by the Timer 2 overflow which is an auto reload action and a Timer 2 interrupt will take place. In Reload Mode 1, a falling edge at the T2EX input pin will reload the data from CRCH/CRCL registers to TH2/TL2 registers. When the external reload interrupt control bit, EXEN2, and the Timer 2 interrupt control bit, ET2, are both set high, a Timer 2 external reload interrupt will be generated. The following diagram illustrates the basic operation.






Programmable Clock Output Mode

The Programmable Clock Output mode is related to Module 0. With this function, Timer 2 can generate various clock outputs. This function is enabled by the T2OE bit in the T2CON1 register. The output initial state is decided by the T2OI bit in the T2CON1 register. The Timer 2 enable control or clock source is selected by the T2I1 and T2I0 bits in the T2CON register. The clock source is further decided by the T2PRE1 and T2PRE0 bits in the TMPRE register. The data in the TL2 and TH2 registers decides the clock duty cycle. If the counter overflows, then the CRCL and CRCH registers will be auto-reloaded to the TL2 and TH2 registers. Besides being a regular I/O pin, the P3.6 has two alternate functions. One function is to input the external clock for Timer/Counter 2 and the other is to output a 50% duty cycle clock ranging from 61HZ to 4MHz when the Timer 2 clock frequency is 16MHz. To configure the Timer/Counter 2 as a clock generator, the T2I1 and T2I0 bits in the T2CON1 register must be set as 0 and 1 respectively to start the timer and the T2OE bit in the T2CON1 register must be set as well.

The clock output frequency depends on the Timer 2 clock frequency and the reload value of Timer 2 capture registers (CRCH, CRCL) as shown in this equation:

Clock Output Frequency = $\frac{\text{Timer 2 Clock Frequency}}{2*(65536 - [CRCH, CRCL])}$

While the Timer 2 clock frequency is furtherly determined by the T2PRE0 and T2PRE1 bits. The accompanying diagram illustrates the Timer2 Clock output basic operation block diagram.



Timer2 Clock Output Block Diagram

If the Timer 2 Programmable Clock Output Mode is selected, it is essential for the Port 3 control registers, P3M1 and P3M0, to setup the P3.6 pin as an output. The accompanying diagram illustrates the Timer 2 programmable clock output timing diagram.

Timer 2 Clock							
Timer 2		0000) <u> </u>					
P3.6/T2							
Programmable Clock Output Timing Diagram – Module 0							



29 Analog to Digital Converter – ADC


The devices include a multi-channel 12-bit fully integrated Analog to Digital Converter or ADC. A range of programmable features allow flexible and fast analog to digital conversion for a wide range of input signals.

A/D Overview

The Analog to Digital Converter contains a range of features which include:

- Multiplexed Multi-channel Inputs
- Programmable Gain Amplifier
- Temperature Sensor Input
- Internal Voltage Reference Source
- External Reference Voltage Input
- Programmable Clock Speed
- A/D Converter Interrupt

All functions are controlled using dedicated ADC control registers for setup and dynamic control. The following block diagram shows the overall structure of the converter together with its relative control bits.



A/D Converter Structure



A/D Converter Register Description

A read only register pair exists to store the ADC data 12-bit value. The remaining registers are control registers which setup the operating and control function of the A/D converter.

Register				В	it			
Name	7	6	5	4	3	2	1	0
ADRL(ADRFS=0)	D3	D2	D1	D0	—	—		—
ADRL(ADRFS=1)	D7	D6	D5	D4	D3	D2	D1	D0
ADRH(ADRFS=0)	D11	D10	D9	D8	D7	D6	D5	D4
ADRH(ADRFS=1)	—		_	_	D11	D10	D9	D8
ADCR0	START	EOCB	ADOFF	ADRFS	ACS3	ACS2	ACS1	ACS0
ADCR1	ACS4	TSEN	_	VREFAS	VREFIS	ADCK2	ADCK1	ADCK0
ADCR2	ACE7	ACE6	ACE5	ACE4	ACE3	ACE2	ACE1	ACE0
ADPGA	—		—	—		ADGN2	ADGN1	ADGN0

A/D Converter Register List

A/D Converter Data Registers – ADRL, ADRH

As the devices contain an internal 12-bit A/D converter, they require two data registers to store the converted value. These are a high byte register, known as ADRH, and a low byte register, known as ADRL. After the conversion process takes place, these registers can be directly read by the microcontroller to obtain the digitised conversion value. As only 12 bits of the 16-bit register space is utilised, the format in which the data is stored is controlled by the ADRFS bit in the ADCR0 register as shown in the accompanying table. D0~D11 are the A/D conversion result data bits. Any unused bits will be read as zero.

A/D Data Registers

ADRFS	ADRH (SFR Address: F6h)								ADRL (SFR Address: F5h)							
ADKF5	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
0	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	0	0	0	0
1	0	0	0	0	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

A/D Converter Control Registers – ADCR0, ADCR1, ADCR2, ADPGA

To control the function and operation of the A/D converter, four control registers known as ADCR0, ADCR1, ADCR2 and ADPGA are provided. These 8-bit registers define functions such as analog channel selection, converted data format, PGA gain, clock source as well as the start bit and end of conversion flag. As the device contains only one actual analog to digital converter hardware circuit, each of the individual 8 analog inputs must be routed to the converter. It is the function of the ACS4 ~ ACS0 bits to determine which analog channel input pin, reference voltage or internal temperature sensor is actually connected to the internal A/D converter.

The ADCR2 control register bits determine which pins on Port 1 and Port 3 are used as A/D converter input and which pins are not used as A/D converter input. Setting the corresponding bit high will select the A/D input function, clearing the bit to zero will select the I/O function or other pin-shared function. When the pin is selected to be an A/D input, its original function whether it is an I/O or other pin-shared function will be removed and any internal pull-high resistors connected to these pins will be automatically removed.

The ADPGA register determines the gain of the Programmable Gain Amplifier which is used to amplify the analog input signal before conversion by the A/D Converter.



ADCR0 Register SFR Address: F1h

Name R/W POR	START	FOOD			3			
		EOCB	ADOFF	ADRFS	ACS3	ACS2	ACS1	ACS0
POR	R/W	R	R/W	R/W	R/W	R/W	R/W	R/W
	0	1	1	0	0	0	0	0
Bit 7	0>1> 0>1 This bit is high and	0 : start reset the A used to in then cleare	d low again	ter and set D conversion, the A/D	on process. converter v	The bit is a will initiate	normally lo a conversi	
Bit 6	EOCB: E 0: A/D c 1: A/D c This read	nd of A/D conversion conversion only flag i	in progress	flag dicate whe	n an A/D c	onversion _I	process has	complete
Bit 5	ADOFF : 0: ADC 1: ADC This bit c to zero to be switch consume a	ADC pow power on power off ontrols the enable the ed off red a limited ar	e power to e A/D conv ucing the d	the A/D ir erter. If the levice pow	nternal fund e bit is set er consump when not ex	ction. This high then t ption. As the cecuting a c	bit should the A/D content the A/D content to onversion, plications	nverter wi
Bit 4	ADRFS: 0: ADC 1: ADC	ADC Data Data MSB Data MSB	Format Co is ADRH is ADRH	ntrol bit 7, LSB i bit 3, LSB i	s ADRL bit s ADRL bit	t 4 t 0	e in the two	o A/D da
Bit 3 ~ 0	ACS3 ~ A 0000: A 0001: A 0010: A 0010: A 0100: A 0100: A 0101: A 0110: A 0111: A 1xxx: U These are	IN0 IN1 IN2 IN3 IN4 N5 IN6 IN6 IN7 Indefined, c the A/D cl		sed et control b	its. As there	e is only on	e internal h	

sensor will be routed to the A/D Converter and these ADC input channels disconnected.



ADCR1 Register SFR Address: F2h

Bit	7	6	5	4	3	2	1	0	
Name	ACS4	TSEN	_	VREFAS	VREFIS	ADCK2	ADCK1	ADCK0	
R/W	R/W	R/W	_	R/W	R/W	R/W	R/W	R/W	
POR	0	0	_	0	0	0	0	0	
Bit 7	0: Disab 1: Enabl This bit e have been the tempo	le e nables the set to ena	temperatur ble the tem sor will be	nsor ADC is e sensor to perature se routed to	the A/D consor circuit	onverter. Th t. When the	e ACS4 bit	is set high	
Bit 6	0: Disab 1: Enabl This bit c	le e ontrols the	internal te	msor contro mperature re sensor ca	sensor func			erter. Whe	
Bit 5	Unimplen	Unimplemented, read as "0"							
Bit 4	0: AV _{DD} 1: VREI This bit is then the A external V VREFIS	FI s used to se JD convert /REF pin c	elect the re er referenc or the inter in is low th	age select ference vol e voltage is nal reference nen the inte	provided b ce voltage,	y VREFI, w the choice	whih is sup being mad	plied on the using the	
Bit 3	0: Exter	: VREFI so nally suppl nal Voltage	ied on VRI	EF pin					
Bit 2 ~ 0	ADCK2 - 000: fsy 001: fsys 010: fsys 011: fsys 100: fsys 101: fsys 110: fsys 111: fsys	s \$/2 \$/4 \$/16 \$/32 \$/64	Select AD	C clock sou	Irce				



ADCR2 Register SFR Address: F3h

Bit	7	6	5	4	3	2	1	0			
Name	ACE7	ACE6	ACE5	ACE4	ACE3	ACE2	ACE1	ACE0			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
POR	0	0	0	0	0	0	0	0			
Bit 7	ACE7: P1	I.4 A/D inp	ut select								
	0: I/O li	ne or pin-sł	nared funct	ion							
	1: A/D i	input, AIN7	7								
Bit 6	ACE6: PI	1.3 A/D inp	ut select								
		ne or pin-sł		ion							
		input, AIN6									
Bit 5	ACE5: P3.1 A/D input select										
		ne or pin-sl		ion							
		nput, AIN5									
Bit 4		3.7 A/D inp									
		ne or pin-sl		10n							
D:4 2		nput, AIN4									
Bit 3		3.6 A/D inp		ion							
		ne or pin-sl input, AIN3		1011							
Bit 2											
DIL 2	ACE2: P3.5 A/D input select 0: I/O line or pin-shared function										
		input, AIN2		1011							
Bit 1		3.4 A/D inp									
		ne or pin-sl		ion							
		input, AIN1									
Bit 0		1.2 A/D inp									
	0: I/O li	ne or pin-sl	nared funct	ion							
	1. A/D i	input, AIN()								

ADPGA Register SFR Address: F4h

Bit	7	6	5	4	3	2	1	0
Name		—	—	—	—	ADGN2	ADGN1	ADGN0
R/W	—	—	—	—	—	R/W	R/W	R/W
POR	_	_	_	_	_	0	0	0

Bit 7~3 Unimplemented, read as "0"

Bit 2~0 ADGN2~ADGN0: PGA gain selection

000: PGA Bypass (PGA off)

- 001: PGA Bypass (PGA off)
- 010: Gain = 1 (PGA on)
- 011: Gain = 2
- 100: Gain = 4
- 101: Gain = 8
- 110: Gain = 12
- 111: Gain = 16

These three bits are used to select the PGA internal gain setting to allow greater A/D Converter input voltage dynamic range.

When the Programmable Gain Amplifier is disabled by Setting ADGN2~ ADGN0 as 000 or 001, the 12-bit A/D converter input signal will bypass the PGA. Otherwise the Programmable Gain Amplifier is enabled and the 12-bit A/D converter input signal will go through the PGA.



A/D Operation

Controlling the power on/off function of the A/D converter circuitry is implemented using the ADOFF bit in the ADCR0 register. This bit must be zero to power on the A/D converter. When the ADOFF bit is cleared to zero to power on the A/D converter internal circuitry a certain delay, as indicated in the timing diagram, must be allowed before an A/D conversion is initiated. Even if no pins are selected for use as A/D inputs by clearing the ACE7~ACE0 bits in the ADCR2 register, if the ADOFF bit is zero then some power will still be consumed. In power conscious applications it is therefore recommended that the ADOFF is set high to reduce power consumption when the A/D converter function is not being used.

The reference voltage supply to the A/D Converter can be supplied from either the A/D power supply AV_{DD} , internal voltage reference or from an external reference source supplied on pin VREF. The desired selection is made using the VREFAS and VREFIS bits.

The START bit in the ADCR0 register is used to start and reset the A/D converter. When the microcontroller sets this bit from low to high and then low again, an analog to digital conversion cycle will be initiated. When the START bit is brought from low to high but not low again, the EOCB bit in the ADCR0 register will be set high and the analog to digital converter will be reset. It is the START bit that is used to control the overall start operation of the internal analog to digital converter.

The EOCB bit in the ADCR0 register is used to indicate when the analog to digital conversion process is complete. This bit will be automatically set to "0" by the microcontroller after a conversion cycle has ended. In addition, the corresponding A/D interrupt request flag will be set in the interrupt control register, and if the interrupts are enabled, an appropriate internal interrupt signal will be generated. This A/D internal interrupt signal will direct the program flow to the associated A/D internal interrupt address for processing. If the A/D internal interrupt is disabled, the microcontroller can be used to poll the EOCB bit in the ADCR0 register to check whether it has been cleared as an alternative method of detecting the end of an A/D conversion cycle.



A/D Converter Clock Source

The clock source for the A/D converter, which originates from the system clock f_{SYS} , can be chosen to be either f_{SYS} or a subdivided version of f_{SYS} . The division ratio value is determined by the ADCK2~ADCK0 bits in the ADCR1 register.

Although the A/D clock source is determined by the system clock f_{SYS} , and by bits ADCK2~ADCK0, there are some limitations on the maximum A/D clock source speed that can be selected. As the minimum value of permissible A/D clock period, t_{ADCK} , is from 0.5µs to 10µs, care must be taken for different system clock frequencies. For example, if the system clock operates at a frequency of 4MHz, the ADCK2~ADCK0 bits should not be set to "000", "110" or "111". Doing so will give A/D clock periods that are less than the minimum A/D clock period which may result in inaccurate A/D conversion values. Refer to the following table for examples, where values marked with an asterisk * show where, depending upon the device, special care must be taken, as the values may be less than the specified minimum A/D Clock Period.

				A/D Clock P	eriod (tadck)			
fsys	ADCK2, ADCK1, ADCK0 =000 (fsys)	ADCK2, ADCK1, ADCK0 =001 (fsys/2)	ADCK2, ADCK1, ADCK0 =010 (fsys/4)	ADCK2, ADCK1, ADCK0 =011 (fsys/8)	ADCK2, ADCK1, ADCK0 =100 (fsys/16)	ADCK2, ADCK1, ADCK0 =101 (fsys/32)	ADCK2, ADCK1, ADCK0 =110 (fsys/64)	ADCK2, ADCK1, ADCK0 =111 (fsys)
1MHz	1µs	2µs	4µs	8µs	16µs*	32µs*	64µs*	1µs
2MHz	500ns	1µs	2µs	4µs	8µs	16µs*	32µs*	500ns
4MHz	250ns*	500ns	1µs	2µs	4µs	8µs	16µs*	250ns*
8MHz	125ns*	250ns*	500ns	1µs	2µs	4µs	8µs	125ns*
12MHz	83ns*	167ns*	333ns*	667ns	1.33µs	2.67µs	5.33µs	83ns*
16MHz	62.5ns*	125ns*	250ns*	500ns	1µs	2µs	4µs	62.5ns*
32MHz	31.25ns*	62.5ns*	125ns*	250ns*	500ns	1µs	2µs	31.25ns*

A/D Clock Period Examples

A/D Input Pins


All of the A/D analog input pins are pin-shared with the I/O pins on P1 or P3 function. The ACE7~ACE0 bits in the ADCR2 registers, determine whether the input pins are setup as A/D converter analog inputs or other functions. If the ACE7~ACE0 bits for its corresponding pin is set high then the pin will be setup to be an A/D converter input and the original pin functions disabled. In this way, pins can be changed under program control to change their function between A/D inputs and other functions. All pull-high resistors, which are setup through register programming, will be automatically disconnected if the pins are setup as A/D inputs. Note that it is not necessary to first setup the A/D pin as an input in the P1 or P3 port control register to enable the A/D input as when the ACE7~ACE0 bits enable an A/D input, the status of the port control register will be overridden.

The A/D converter has its own reference voltage pin, VREF, however the reference voltage can also be supplied from the A/D power supply AV_{DD} or internal voltage reference, a choice which is made through the VREFAS and VREFIS bits in the ADCR1 register. The analog input values must not be allowed to exceed the value of V_{REF} .



Temperature Sensor

A temperature sensor circuit is provided to measure the temperature which the designer can use to adjust some measured parameters. The temperature sensor output voltage is proportional to the temperature increment and can be amplified by the PGA. The accompanying diagram illustrates the basic relationship between the measured temperature and the voltage output. However, the designer should consider that the temperature sensor output voltage might be affected by the manufacturing process.



Temperature vs Voltage Diagram

The ADC temperature sensor input channel is selected by the ACS4 bit. The TSEN bit in the ADCR1 register controls the temperature sensor enable/disable function. When the function is disabled, the temperature sensor defaults to an unknown state and any A/D conversion performed on the sensor will generate undefined data.

A/D Reference Voltage Source

The A/D can obtain its reference voltage from three different sources, the AV_{DD} power supply, an externally supplied reference voltage supplied on pin VREF or from the internal voltage reference generator. Two bits control which reference source is selected, these are the VREFIS and VREFAS bits.

AD Converter voltage	e Nelelelice Select	
VREFIS	VREFAS	Reference Source
0	0	AV _{DD}
0	1	Externally supplied on VREF pin
1	0	AV _{DD}
1	1	Internal Voltage Reference Generator

A/D Converter Voltage Reference Select



Summary of A/D Conversion Steps

The following summarises the individual steps that should be executed in order to implement an A/D conversion process.

Step 1

Select the required A/D conversion clock by correctly programming bits ADCK2~ADCK0 in the ADCR1 register and select the converted data storage format using the ADRFS bit.

Step 2

Enable the A/D by clearing the ADOFF bit in the ADCR0 register to zero and select the PGA gain using the ADPGA register according to the dynamic range of the analog input signal.

Step 3

Select which channel is to be connected to the internal A/D converter by correctly programming the ACS4~ACS0 bits which are also contained in the ADCR1 and ADCR0 register.

Step 4

Select which pins are to be used as A/D inputs and configure them by correctly programming the ACE7~ACE0 bits in the ADCR2 register.

Step 5

If the interrupts are to be used, the interrupt control registers must be correctly configured to ensure the A/D converter interrupt function is active. The master interrupt control bit, EAL, and the A/D converter interrupt bit, EADC, must both be set high to do this.

Step 6

The analog to digital conversion process can now be initialised by setting the START bit in the ADCR0 register from low to high and then low again. Note that this bit should have been originally cleared to zero.

Step 7


To check when the analog to digital conversion process is completed, the EOCB bit in the ADCR0 register can be polled. The conversion process is complete when this bit changes from high to low. When this occurs the A/D data registers ADRL and ADRH can be read to obtain the conversion value. As an alternative method, if the interrupts are enabled and the stack is not full, the program can wait for an A/D interrupt to occur.

Note: When checking for the end of the conversion process, if the method of polling the EOCB bit in the ADCR0 register is used, the interrupt enable step above can be omitted.



A/D Conversion Timing

The accompanying diagram shows graphically the various stages involved in an analog to digital conversion process and its associated timing. After an A/D conversion process has been initiated by the application program, the microcontroller internal hardware will begin to carry out the conversion, during which time the program can continue with other functions. The time taken for the A/D conversion is 16 t_{ADCK} where t_{ADCK} is equal to the A/D clock period.



Programming Considerations

During microcontroller operations where the A/D converter is not being used, the A/D internal circuitry can be switched off to reduce power consumption, by setting bit ADOFF high in the ADCR0 register. When this happens, the internal A/D converter circuits will not consume power irrespective of what analog voltage is applied to their input lines. If the A/D converter input lines are used as normal I/Os, then care must be taken as if the input voltage is not at a valid logic level, then this may lead to some increase in power consumption.



A/D Transfer Function


As the converted data is 12-bit wide, its full-scale converted digitised value is equal to FFFH. Since the full-scale analog input value is equal to the AV_{DD} or V_{REF} voltage, this gives a single bit analog input value of AV_{DD} or V_{REF} divided by 4096.

 $1 \text{ LSB}=(\text{AV}_{\text{DD}} \text{ or } \text{V}_{\text{REF}}) / 4096$

The A/D Converter input voltage value can be calculated using the following equation:

A/D input voltage = A/D digital value × (AV_{DD} or V_{REF}) ÷ 4096 ÷ PGA Gain

The diagram shows the ideal transfer function between the analog input value and the digitised output value for the A/D converter. Except for the digitised zero value, the subsequent digitised values will change at a point 0.5 LSB below where they would change without the offset, and the last full scale digitised value will change at a point 1.5 LSB below the AV_{DD} or V_{REF} level.





30 Voltage Reference Generator

All devices include a bandgap circuit based internal voltage reference generator which can supply a temperature stable reference voltage for use by the internal A/D converter.


Voltage Reference Generator Operation

The voltage reference circuit will be automatically enabled when the A/D converter is enabled. If the A/D converter is disabled then the generator will be disabled thus conserving power.

Internal Voltage Reference Enable/Disable Control

ADC	Voltage Reference
Disabled	Disabled
Enabled	Enabled

The internal Voltage Reference Generator output is pin VREF and can be used as a reference source for other circuits if loaded lightly. A suitable capacitor should be connected to this pin to enhance voltage stability. If the internal Voltage Reference Generator is enabled then the VREF pin will act as an output pin and must be treated accordingly. However if the internal Voltage Reference Generator is disabled, then the VREF pin will act as an input pin to enable an externally supplied reference voltage to be provided if required.



Voltage Reference Generator Block Diagram

The A/D converter reference voltage is selected by the VREFIS and VREFAS control bits. When the VREFIS bit is set the internal voltage reference will be routed to pin VREF and can be selected for use by the A/D converter, using the VREFAS bit.




31 Comparator

One analog comparator, namely Comparator 0, is contained within these devices. This function offers flexibility via its register controlled features such as power-down, polarity select, hysteresis, interrupt, wake-up, output path selection etc. In sharing its pins with normal I/O pins the comparator does not waste precious I/O pins if its functions are unused. The comparator also has the ability to reset the MCU.

Comparator Operation

Each device contains one comparator which is used to compare two analog voltages and provide an output based on their difference. Full control over the internal comparator is provided via three control registers, CP0CR, CPHCR and CPICR. The comparator output is recorded via a bit in the control register, but can also be transferred out onto a shared I/O pin. Additional comparator functions include output polarity, hysteresis functions and power-down control.

Any pull-high resistors connected to the shared comparator input pins will be automatically disconnected when the comparator is enabled. As the comparator inputs approach their switching level, some spurious output signals may be generated on the comparator output due to the slow rising or falling nature of the input signals. This can be minimised by selecting the hysteresis function which will apply a small amount of positive feedback to the comparator. Ideally the comparator should switch at the point where the positive and negative inputs signals are at the same voltage level, however, unavoidable input offsets introduce some uncertainties here. The hysteresis function, if enabled, also increases the switching offset value. The Comparator Hysteresis control function is selected by the CPHCR register. In addition, the comparator 0 provides the Comparator Output Reset MCU function which is decided by the CPORST and CPORSTL bits in the CPOCR register.



Comparator 0



Comparator Registers

There are three registers for overall comparator operation. The CP0CR register is used to control the comparator settings for the Comparator 0 and the CPHCR register is used to manage the hysteresis selection for the comparator. In addition, the CPICR register controls the comparator interrupt settings. The accompanying register table illustrates the control register list.

Comparator Register List

Register		•		В	it			
Name	7	6	5	4	3	2	1	0
CP0CR	_	CP0ON	CP0POL	CP0OUT	CP0OS	CP0RSTL	CP0RST	_
CPHCR	_	—	_		CP0HP1	CP0HP0	CP0HN1	CP0HN0
CPICR	_	_		_	CP0IF	CP0IEN	CP0P1	CP0P0

CP0CR Register SFR Address: DEh

Bit	7	6	5	4	3	2	1	0
Name	—	CP0ON	CP0POL	CP0OUT	CP0OS	CP0RSTL	CP0RST	—
R/W		R/W	R/W	R	R/W	R/W	R/W	_
POR	—	0	0	0	1	0	0	—

Bit 7 Unimplemented, read as "0"

Bit 6 CP0ON: Comparator 0 On/Off control

0.011

1: On

This is the Comparator 0 on/off control bit. If the bit is zero the comparator will be switched off and no power consumed even if analog voltages are applied to its inputs. For power sensitive applications this bit should be cleared to zero if the comparator is not used or before the device enters the Power-Down or IDLE mode.

Bit 5 **CP0POL:** Comparator 0 output polarity

- 0: Output not inverted
- 1: Output inverted

This is the comparator 0 polarity bit. If the bit is zero then the CP0OUT bit will reflect the non-inverted output condition of the comparator. If the bit is high the comparator CP0OUT bit will be inverted.

- Bit 4 **CP0OUT:** Comparator 0 output bit
 - CP0POL=0
 - 0: CP0+ < CP0-
 - 1: CP0+ > CP0-
 - CP0POL=1
 - 0: CP0+ > CP0-
 - 1: CP0+ < CP0-

This bit stores the comparator 0 output bit. The polarity of the bit is determined by the voltages on the comparator 0 inputs and by the condition of the CP0POL bit.

Bit 3

- **CP0OS:** Comparator 0 output path selection 0: C0OUT pin
 - 1: Internal use

This is the comparator 0 output path select control bit. If the bit is set to "0" and the CP0ON bit is "1" the comparator output is connected to an external C0OUT pin. If the bit is set to "1" and the CP0ON bit is "1" the comparator output signal is only used internally by the device allowing the shared comparator output pin to retain its normal I/O operation or other pin-shared function.



Bit 2	 CP0RSTL: Comparator 0 output reset signal selection 0: CP0OUT=0 will reset the MCU 1: CP0OUT=1 will reset the MCU The CP0RST bit should be set high first to enable this function.
Bit 1	CP0RST: Comparator 0 output to reset MCU function control 0: Disable 1: Enable
	It is recommended to enable this reset function after the comparator has been enabled and stable.
Bit 0	Unimplemented, read as "0"

CPHCR Register SFR Address: BDh

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	CP0HP1	CP0HP0	CP0HN1	CP0HN0
R/W	—	—	—	—	R/W	R/W	R/W	R/W
POR	—	_	_	—	0	0	0	0

Bit 7~4 Unimplemented, read as "0"

Bit 3~2 **CP0HP1, CP0HP0:** Comparator 0 Positive Hysteresis voltage level Control bits 00: Disabled 01: 3 mV

- 10: 6 mV
- 11: 12 mV

Bit 1~0 **CP0HN1, CP0HN0:** Comparator 0 Negative Hysteresis voltage level Control bits 00: Disabled

- 01: 3 mV
- 10: 6 mV
- 11: 12 mV



CPICR Register SFR Address: BEh

Bit	7	6	5	4	3	2	1	0			
Name	_	_	_	_	CP0IF	CP0IEN	CP0P1	CP0P0			
R/W	—	—		—	R/W	R/W	R/W	R/W			
POR	—	—	—	—	0	0	0	0			
Bit 7~4	Unimplen	nented, rea	d as "0"								
Bit 3	CP0IF: Comparator 0 Output Transition Interrupt Request Flag										
	0: Not request										
	1: Interrupt request										
	Note that this flag should be cleared using the application program.										
Bit 2	CP0IEN: Comparator 0 Output Transition Interrupt enable control 0: Disable 1: Enable										
Bit 1~0	CP0P1, CP0P0: Comparator 0 Output Transition Interrupt settings for interrupt 00: Interrupt disabled										
	01: Com	parator tra	nsition out	out from hig	gh to low w	vill generate	e an interru	pt			
	10: Con	parator tra	nsition out	put from lo	w to high w	vill generate	e an interru	pt			
	11: Com interr		nsition out	out from lov	w to high o	r high to lov	w will gene	erate an			

Comparator Interrupt

The comparaotr 0 possesses its own interrupt function. When the comparator changes state, its relevant interrupt flag will be set, and if the corresponding interrupt enable bit is set, then a jump to its relevant interrupt vector will be executed. Note that it is the changing state of the CP0OUT bit and not the output pin which generates an interrupt. If the microcontroller is in the Power-Down or IDLE Mode and the Comparator is enabled, then if the external input lines cause the Comparator output bit to change state, the resulting generated interrupt flag will also generate a wake-up. If it is required to disable a wake-up from occurring, then the interrupt function should be disabled before entering the Power-Down or IDLE Mode. The comparator has the compare output transition settings to decide the interrupt request conditions. There are three options, compare output rising, falling or both rising and falling conditions, decided by the CP0P1 and CP0P0 bits in the CPICR register.

Comparator Reset Function

Comparator 0 has the ability to reset the device. The reset function of Comparator 0 can be enabled or disabled by the CP0RST bit in the CP0CR register after which the comparator output which will reset the device can be selected using the CP0RSTL bit.


Programming Considerations

If the comparator is enabled, it will remain active when the microcontroller enters the Power-Down or IDLE Mode, however as it will consume a certain amount of power, the user may wish to consider disabling it before the Power-Down or IDLE Mode is entered.



32 I²C Serial Interface

The I²C interface is used to communicate with external peripheral devices such as sensors, etc. Originally developed by Philips, it is a two line low speed serial interface for synchronous serial data transfer. The advantage of only two lines for communication, relatively simple communication protocol and the ability to accommodate multiple devices on the same bus has made it an extremely popular interface type for many applications.




I²C Master Slave Bus Connection

I²C Interface Operation

The I²C serial interface is a two line serial interface. These lines are a serial data line, SDA, and serial clock line, SCL. As many devices may be connected together on the same bus, their outputs are both open drain types. For this reason it is necessary that external pull-high resistors are connected to these outputs. Note that no chip select line exists, as each device on the I²C bus is identified by a unique address which will be transmitted and received on the I²C bus.

When two devices communicate with each other on the bidirectional I^2C bus, one is known as the master device and one as the slave device. Both master and slave can transmit and receive data, however, it is the master device that has overall control of the bus. The I^2C meets the Philips I^2C bus specification and supports all transfer modes from and to the I^2C bus.

When the I^2C is in the master mode, a variable baud rate setup is available using the I^2C clock generator. The clock source is sourced from the system clock. The clock generator can be controlled using the I2CLK register. The clock generator is suppressed when the I^2C is in the slave mode.



I²C Interface Operation Flow



I²C Registers

There are four control registers associated with the I²C bus, I2CCON, I2CADR, I2CLK and I2CSTA and one data register, I2CDAT. The I2CDAT register is used to store the data being transmitted and received on the I²C bus. Before the microcontroller writes data to the I²C bus, the actual data to be transmitted must be placed in the I2CDAT register. After the data is received from the I²C bus, the microcontroller can read it from the I2CDAT register. Any transmission or reception of data from the I²C bus must be made via the I2CDAT register. The I2CADR register holds the address of the device slave interface. This address is used by an external device when attempting to access it via I²C bus. The complete I²C clock frequency. In addition, the I²C Bus status can be reflected by the I2CSTA register.

Register	Bit								
Name	7	6	5	4	3	2	1	0	
I2CCON		ENS1	STA	STO	SI	AA		—	
I2CLK	I2CLK.7	I2CLK.6	I2CLK.5	I2CLK.4	I2CLK.3	I2CLK.2	I2CLK.1	I2CLK.0	
I2CSTA	IICS7	IICS6	IICS5	IICS4	IICS3	—			
I2CDAT	D7	D6	D5	D4	D3	D2	D1	D0	
I2CADR	IICA6	IICA5	IICA4	IICA3	IICA2	IICA1	IICA0	GC	

I²C Register List

I2CCON Register SFR Address: D8h

Bit	7	6	5	4	3	2	1	0
Name	—	ENS1	STA	STO	SI	AA	—	—
R/W	_	R/W	R/W	R/W	R/W	R/W	—	—
POR	—	0	0	0	0	0	—	—

Bit 7 Unimplemented, read as "0"

Bit 6 **ENS1:** I²C Enable Control

0: Disable

1: Enable

When the ENS1 bit is cleared to zero, the I²C interface will be disabled and will become high impedance and not affect the original pin-shared I/O pin function. When the ENS1 bit is set high, the I²C function is enabled and care should be taken regarding the related pin-shared I/O structure settings, such as disabling any internal pull up functions and any other circuits connected to these pins.

Bit 5 STA: I²C Start flag

No START condition on the I²C bus
START condition

When the STA bit is set high, the master device will check the I²C bus status first and if the bus is free a START condition will be generated.
Bit 4 STO: I²C Stop flag

No STOP condition on the I²C bus

0: No STOP condition on the I²C bus
1: Set STOP condition
When the STO bit is set high, the master device will transmit a STOP condition to the I²C bus.



Bit 3 SI: Serial Interrupt Request flag

- 0: No Interrupt request
- 1: Interrupt request

The SI bit will be set by hardware when one of the 25 out of 26 possible I²C statuses is entered. The only state that does not set the SI bit is the state F8H, which indicates that no relevant state information is available. This bit must be cleared by the application program.

Bit 2 AA: I²C Acknowledge Indication flag

- 0: No Acknowledge
- 1: Acknowledge

This bit indicates the type of acknowledge returned during the acknowledge cycle on the SCL pin. If this bit is cleared to low, a "no acknowledge" (high level on SDA) is returned during the acknowledge cycle. If the bit is set to high, an "acknowledge" (low level on SDA) is returned during the acknowledge cycle.

When AA=1, an "acknowledge" will be returned under the following conditions:

- The "own slave address" has been received
- The general call address has been received while the GC bit in the I2CADR register was set
- $-\,A$ data byte has been received while the I^2C was in the master receiver mode
- A data byte has been received while the I^2C was in the slave receiver mode
- When AA= 0, a "not acknowledge" will be returned under the following conditions: – A data byte has been received while the I^2C was in the master receiver mode
- A data byte has been received while the I²C was in the slave receiver mode
- Bit 1~0 Unimplemented, read as "0"

I2CLK Register SFR Address: E9h

Bit	7	6	5	4	3	2	1	0
Name	I2CLK.7	I2CLK.6	I2CLK.5	I2CLK.4	I2CLK.3	I2CLK.2	I2CLK.1	I2CLK.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	1	1	0	0	1

Bit 7~0 I²C clock rate bit 7~0

The I²C baud rate calculation is described as follow:

$$I2C_Baud_Rate = \frac{f_{SYS}}{4*(I2CLK[7:0]+5)}$$

Here f_{SYS} is the system clock frequency.

For example, if the system clock is 12MHZ and I2CLK [7:0] = 19h (25), then I2C_baud_rate = 12MHz / (4*(25+5)) = 100 Kbit/Sec



I2CSTA Register

SFR Address: DDh

Bit	7	6	5	4	3	2	1	0
Name	IICS7	IICS6	IICS5	IICS4	IICS3	—	—	—
R/W	R	R	R	R	R	—	—	—
POR	1	1	1	1	1	—	—	—

Bit 7~3 IICS7~IICS3: I²C Status Code

These Read-only bits are used to indicate the I^2C Status code. Refer to the I^2C Status Code section for details. The contents of the I2CSTA register is only defined when the SI bit is set high.

Bit 2~0 Unimplemented, read as "0"

I2CDAT Register SFR Address: DAh

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 8-bit I²C Transmitted/Received Data Register.


I2CADR Register SFR Address: DBh

Bit	7	6	5	4	3	2	1	0
Name	IICA6	IICA5	IICA4	IICA3	IICA2	IICA1	IICA0	GC
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~1	IICA6~ IICA0: I ² C slave address
	IICA6~ IICA0 is the I ² C slave address bit 6~bit 0.
	When a master device, which is connected to the I ² C bus, sends out an address, which matches the slave address in the I2CADR register, the slave device will be selected.
Bit 0	 GC: General Call Address Acknowledge control bit 0: General Call Address is ignored 1: General Call Address is recognised This bit is used to enable the General Call Address (00H) recognition function.

The I2CADR register contains the slave address for the I^2C interface. In the Slave mode, the IICA6~ IICA0 bits represent a 7-bit slave address. The GC bit is used to enable the recognition of the general call address (0x00). If the GC bit is set high, the general call address recognition function will be enabled. Otherwise, the general call address will be ignored. In the master mode, the contents of this I2CADR register will be ignored.





I²C Block Diagram



I²C Bus Communication

Communication on the I²C bus requires four separate steps, a START signal, a slave device address transmission, a data transmission and finally a STOP signal. When a START signal is placed on the I²C bus, all devices on the bus will receive this signal and be notified of the imminent arrival of data on the bus. The first seven bits of the data will be the slave address with the first bit being the MSB. If the address of the slave device matches that of the transmitted address, which means one of the I²C states is matched, the SI bit in the I2CCON register will be set and an I²C interrupt will be generated. After entering the interrupt service routine, the devices must first check the status of the I2CSTA register to determine the interrupt source originating condition. The SI bit is set by hardware when one of 25 out of 26 possible I²C states is entered. The only state that does not set the SI bit is the state F8H, which indicates that no relevant state information is available. The SI bit must be cleared by the application program.

During a data transfer, note that after the 7-bit slave address has been transmitted, the following bit, which is the 8th bit, is the read/write bit. This bit will be checked by the slave device to determine whether to go into transmit or receive mode. Before any transfer of data to or from the I²C bus, the microcontroller must initialise the bus. The following are the steps to achieve this:

Step 1


Set the ENS1 bit in the I2CCON register high to enable the I²C bus.

Step 2

Write the slave address of the device to the I²C bus address register I2CADR.

Step 3

Set the EI2C interrupt enable bit of the interrupt control register to enable the I²C interrupt.



I²C Bus Initialisation Flow Chart



I²C Bus Start Signal

The START signal can only be generated by the master device connected to the I²C bus and not by the slave device. When the STA bit is set high, the master device will check the bus status, if the bus is free, a START condition will be generated. A START condition occurs when a high to low transition on the SDA line takes place when the SCL line remains high.

Slave Address

The transmission of a START signal by the master will be detected by all devices on the I²C bus. To determine which slave device the master wishes to communicate with, the address of the slave device will be sent out immediately following the START signal. All slave devices, after receiving this 7-bit address data, will compare it with their own 7-bit slave address. If the address sent out by the master matches the internal address of the microcontroller slave device, or if the general call address, 00H, is received when the GC bit in the I2CADR register is set high, then an internal I²C bus interrupt signal will be generated. The next bit following the address, which is the 8th bit, defines the read/write status. The slave device will then transmit an acknowledge bit, which is a low level, as the 9th bit. The slave device will also set the flag SI when the addresses match.

As an I²C bus interrupt will take place if one of the 25 out of 26 possible I²C states is matched when the program enters the interrupt subroutine, the I2CSTA register should be examined to see, for example, whether the interrupt source has come from a matching slave address or from the completion of a data byte transfer. When a slave address is matched, the device must be placed in either the transmit mode and then data written to the I2CDAT register, or in the receive mode where it must implement a dummy read from the I2CDAT register to release the SCL line. Refer to the I²C Status Code section for details.

I²C Bus Read/Write Signal

The Read/Write bit, so called as R/W bit, is located in the 8th bit of the address data in the I2CADR register. The R/W bit is set high to indicate a read operation and cleared low to indicate a write operation. The direction bit defines whether the slave device wishes to read data from the I²C bus or write data to the I²C bus. The slave device should examine this bit to determine if it is to be a transmitter or a receiver. If the R/W bit is "1" then this indicates that the master device wishes to read data from the I²C bus, therefore the slave device must be setup to send data to the I²C bus as a transmitter. If the R/W bit is "0" then this indicates that the master wishes to send data to the I²C bus, therefore the slave device must be setup to send data to the I²C bus, therefore the slave device that the master wishes to send data to the I²C bus, therefore the slave device must be setup to read data from the I²C bus as a receiver.

I²C Bus Slave Address Acknowledge Signal


After the master has transmitted a calling address, any slave device on the I²C bus, whose own internal address matches the calling address, must generate an acknowledge signal. The acknowledge signal will inform the master that a slave device has accepted its calling address. If no acknowledge signal is received by the master then a STOP signal must be transmitted by the master to end the communication. When the SI flag is high, the addresses have matched and the slave device must check the R/W bit, to determine if it is to be a transmitter or a receiver. If the R/W bit is high, the slave device should be setup to be a transmitter, and then the microcontroller slave device should be setup as a receiver.



I²C Bus Data and Acknowledge Signal

The transmitted data is 8-bits wide and is transmitted after the slave device has acknowledged receipt of its slave address. The order of serial bit transmission is the MSB first and the LSB last. After receipt of 8-bits of data, the receiver must transmit an acknowledge signal, a low level, before it can receive the next data byte. If the slave transmitter does not receive an acknowledge bit signal from the master receiver, then the slave transmitter will release the SDA line to allow the master to send a STOP signal to release the I²C Bus. The corresponding data will be stored in the I2CDAT register. If setup as a receiver, the slave device must first write the data to be transmitted into the I2CDAT register. If setup as a receiver, the slave device must read the transmitted data from the I2CDAT register.

The AA bit in the I2CCON register bit indicates the type of acknowledge returned during the acknowledge cycle on the SCL pin. If this bit is cleared to zero, a "not acknowledge" (high level on SDA) is returned during the acknowledge cycle. If the bit is set to high, an "acknowledge" (low level on SDA) is returned during the acknowledge cycle. The slave device, which is setup as a transmitter will check the AA bit in the I2CCON register to determine if it is to send another data byte, if not then it will release the SDA line and await the receipt of a STOP signal from the master.



Note: * When a slave address is matched, the device must be placed in either the transmit mode and then write data to the I2CDAT register, or in the receive mode where it must implement a dummy read from the I2CDAT register to release the SCL line.

I²C Communication Timing Diagram



I²C Status Codes

The I2CSTA register reflects the current status of the I²C interface. The three least significant bits of this register are always zero. There are 26 possible status codes, presented in the accompanying tables. When any one of 25 out of a total of 26 possible I²C states is entered, an interrupt is requested. The only state that does not generate an interrupt is the F8h state. The contents of the I2CDAT register is only available when an I²C interrupt takes place and the SI bit is set high. The I2CSTA register is read-only and should not be written to by the application program. In the table below, the term "SLA" means the slave address, "R" means the R/W bit=1 which are transferred together with the slave address.

I²C Status in Master Transmitter Mode

		Applicat	tion sof	tware re	espor	nse	
Status Code	Status of the I ² C	to/from		to I2CC	ON		Next action taken by the I ² C hardware
0040		I2CDAT	STA	STO	SI	AA	
08H	START condition has been transmitted	Load SLA+W	Х	0	0	х	SLA+W will be transmitted; ACK will be received
1011	Repeated START condition	Load SLA+W	Х	0	0	х	SLA+W will be transmitted; ACK will be received
10H	has been transmitted	Load SLA+W	Х	0	0	х	SLA+R will be transmitted; I ² C will be switched to "Master receiver" mode
		Load data byte	0	0	0	х	Data byte will be transmitted; ACK will be received
	SLA+W has been	No action	1	0	0	Х	Repeated START will be transmitted;
18H	transmitted; ACK has been received	No action	0	1	0	х	STOP condition will be transmitted; the "STO" flag will be reset
		No action	1	1	0	х	STOP condition followed by a START condition will be transmitted; the "STO" flag will be reset
		Load data byte	0	0	0	х	Data byte will be transmitted; ACK will be received
	SLA+W has been transmitted:	No action	1	0	0	Х	Repeated START will be transmitted
20H	"not ACK" has been received	No action	0	1	0	х	STOP condition will be transmitted; the "STO" flag will be reset
		No action	1	1	0	х	STOP condition followed by a START condition will be transmitted; the "STO" flag will be reset
		Load data byte	0	0	0	х	Data byte will be transmitted; ACK bit will be received
	Data byte in I2CDAT has	No action	1	0	0	Х	Repeated START will be transmitted
28H	been transmitted; ACK has been received	No action	0	1	0	х	STOP condition will be transmitted; the "STO" flag will be reset
		No action	1	1	0	х	STOP condition followed by a START condition will be transmitted; STO flag will be reset
		data byte	0	0	0	х	Data byte will be transmitted; ACK will be received
	Data byte in I2CDAT has	No action	1	0	0	Х	Repeated START will be transmitted;
30H	been transmitted	No action	0	1	0	х	STOP condition will be transmitted; STO flag will be reset
		No action	1	1	0	х	STOP condition followed by a START condition will be transmitted; STO flag will be reset
2011	Arbitration lost in SLA+R/	No action	0	0	0	х	I ² C bus will be released; the "not addressed slave" state will be entered
38H	W or data bytes	No action	1	0	0	х	A START condition will be transmitted when the bus becomes free



I²C Status in Master Receiver Mode

Status		Applicat	ion sof	tware re	espor	nse	Next action taken by
Code	Status of the I ² C	to/from		to I2CC	ON		Next action taken by the I ² C hardware
		I2CDAT	STA	STO	SI	AA	
08H	START condition has been transmitted	Load SLA+R	Х	0	0	х	SLA+R will be transmitted; ACK will be received
10H	Repeated START condition	Load SLA+R	Х	0	0	х	SLA+R will be transmitted; ACK will be received
IUH	has been transmitted	Load SLA+W	Х	0	0	х	SLA+W will be transmitted; I ² C will be switched to "master transmitter" mode
38H	Arbitration lost in "not ACK"	No action	0	0	0	х	I ² C bus will be released; I ² C will enter a "slave" mode
301	bit	No action	1	0	0	х	A start condition will be transmitted when the bus becomes free
4011	SLA+R has been transmitted;	No action	0	0	0	0	Data byte will be received; "not ACK" will be returned
40H	ACK has been received	No action	0	0	0	1	Data byte will be received; ACK will be returned
		No action	1	0	0	Х	Repeated START condition will be transmitted
48H	SLA+R has been transmitted; "not ACK" has been	No action	0	1	0	х	STOP condition will be transmitted; the "STO" flag will be reset
	received	No action	1	1	0	х	STOP condition followed by START condition will be transmitted; the "STO" flag will be reset
50H	Data byte has been	Read data byte	0	0	0	0	Data byte will be received; "not ACK" will be returned
пле	received; ACK has been returned	Read data byte	0	0	0	1	Data byte will be received; ACK will be returned
		Read data byte	1	0	0	х	Repeated START condition will be transmitted
58H	Data byte has been received; "not ACK" has been	Read data byte	0	1	0	х	STOP condition will be transmitted; the "STO" flag will be reset
	returned	Read data byte	1	1	0	х	STOP condition followed by START condition will be transmitted; the "STO" flag will be reset



I²C Status in Slave Receiver Mode

01-1		Applicat	tion sof	tware re	espor	ise	
Status Code	Status of the I ² C	to/from		to I2CC	CON		Next action taken by the I ² C hardware
		I2CDAT	STA	STO	SI	AA	
60H	Own SLA+W has been received;	No action	Х	0	0	0	Data byte will be received and "not ACK" will be returned
0011	ACK has been returned	No action	Х	0	0	1	Data byte will be received and ACK will be returned
0011	Arbitration lost in SLA+R/ W as master;	No action	Х	0	0	0	Data byte will be received and "not ACK" will be returned
68H	own SLA+W has been received, ACK returned	No action	Х	0	0	1	Data byte will be received and ACK will be returned
7011	General call address (00H)	No action	Х	0	0	0	Data byte will be received and "not ACK" will be returned
70H	has been received; ACK has been returned	No action	Х	0	0	1	Data byte will be received and ACK will be returned
7011	Arbitration lost in SLA+R/ W as master; general	No action	Х	0	0	0	Data byte will be received and "not ACK" will be returned
78H	call address has been received, ACK returned	No action	Х	0	0	1	Data byte will be received and ACK will be returned
0011	Previously addressed with own SLV address;	read data byte	х	0	0	0	Data byte will be received and "not ACK" will be returned
80H	DATA has been received; ACK returned	read data byte	Х	0	0	1	Data byte will be received and ACK will be returned
		Read data byte	0	0	0	0	Switched to "not addressed slave" mode; no recognition of own slave address or general call address
	Draviaualy addressed with	Read data byte	0	0	0	1	Switched to "not addressed slave" mode; own slave address or general call address will be recognized
88H	Previously addressed with own SLA; DATA byte has been received; "not ACK" returned	Read data byte	1	0	0	0	Switched to "not addressed slave" mode; no recognition of own slave address or general call address; START condition will be transmitted when the bus becomes free
		Read data byte	1	0	0	1	Switched to "not addressed slave" mode; own slave address or general call address will be recognized; START condition will be transmitted when the bus becomes free
90H	Previously addressed with general call address;	Read data byte	х	0	0	0	Data byte will be received and "not ACK" will be returned
3011	DATA has been received; ACK returned	Read data byte	Х	0	0	1	Data byte will be received and ACK will be returned



Ototura		Applicat	tion sof	tware re	espor	ise	Next extient telese by
Status Code	Status of the I ² C	to/from		to I2CC	ON		Next action taken by the I ² C hardware
		I2CDAT	STA STO SI AA		AA		
		Read data byte	0	0	0	0	Switched to "not addressed slave" mode; no recognition of own slave address or general call address
		Read data byte	0	0	0	1	Switched to "not addressed slave" mode; own slave address or general call address will be recognized
98H	98H Previously addressed with general call address; DATA has been received; not ACK returned	Read data byte	1	0	0	0	Switched to "not addressed slave" mode; no recognition of own slave address or general call address; START condition will be transmitted when the bus becomes free
		Read data byte	1	0	0	1	Switched to "not addressed slave" mode; own slave address or general call address will be recognized; START condition will be transmitted when the bus becomes free
		No action	0	0	0	0	Switched to "not addressed slave" mode; no recognition of own slave address or general call address
	STOP condition or	No action	0	0	0	1	Switched to "not addressed slave" mode; own slave address or general call address will be recognized
A0H	STOP condition or repeated START condition has been received while still addressed as SLV/ REC or SLV/TRX	No action	1	0	0	0	Switched to "not addressed slave" mode; no recognition of own slave address or general call address; START condition will be transmitted when the bus becomes free
		No action	1	0	0	1	Switched to "not addressed slave" mode; own slave address or general call address will be recognized; START condition will be transmitted when the bus becomes free

I²C Status in Slave Transmitter Mode

		Applicat	tion sof	tware re	espor	ise	
Status Code	Status of the I ² C	to/from	to I2CCON				Next action taken by the I ² C hardware
ooue		I2CDAT	STA	STO	SI	AA	
A8H	Own SLA+R has been	Load data byte	Х	0	0	0	Last data byte will be transmitted and ACK will be received
Аоп	A8H received; ACK has been returned		Х	0	0	1	Data byte will be transmitted; ACK will be received
B0H	Arbitration lost in SLA+R/W as master	Load data byte	х	0	0	0	Last data byte will be transmitted and ACK will be received
БОП	own SLA+R has been received; ACK has been returned	Load data byte	Х	0	0	1	Data byte will be transmitted; ACK will be received
B8H	Data byte has been		Х	0	0	0	Last data byte will be transmitted and ACK will be received
001	transmitted; ACK has been received	Load data byte	Х	0	0	1	Data byte will be transmitted; ACK will be received



		Applicat	tion sof	tware re	espor	nse	
Status Code	Status of the I ² C	to/from		to I2CC	ON		Next action taken by the I ² C hardware
ooue		I2CDAT	STA	STO	SI	AA	
		No action	0	0	0	0	Switched to "not addressed slave" mode; no recognition of own slave address or general call address
Data byte has been C0H transmitted; not ACK has been received		No action	0	0	0	1	Switched to "not addressed slave" mode; own slave address or general call address will be recognized
		No action	1	0	0	0	Switched to "not addressed slave" mode; no recognition of own slave address or general call address; START condition will be transmitted when the bus becomes free
		No action	1	0	0	1	Switched to "not addressed slave" mode; own slave address or general call address will be recognized; START condition will be transmitted when the bus becomes free
		No action	0	0	0	0	Switched to "not addressed slave" mode; no recognition of own slave address or general call address
		No action	0	0	0	1	Switched to "not addressed slave" mode; own slave address or general call address will be recognized
С8Н	Last data byte has been transmitted; ACK has been received	No action	1	0	0	0	Switched to "not addressed slave" mode; no recognition of own slave address or general call address; START condition will be transmitted when the bus becomes free
		No action	1	0	0	1	Switched to "not addressed slave" mode; own slave address or general call address will be recognized; START condition will be transmitted when the bus becomes free

I²C Status: Miscellaneous States

Chatria		Applica	tion sof	tware re	espor	ise	Next estion taken by	
Status Code	Status of the I ² C	to/from		to I2CC	ON		Next action taken by the I ² C hardware	
		I2CDAT	STA	STO	SI	AA		
F8H	No relevant state information available SI=0	No action		No act	ion		Wait or proceed current transfer	
00H	Bus error during MST or selected slave modes	No action	0 1 0 X			x	Only the internal hardware is affected in the "master" or "addressed slave" modes. In all cases, the bus is released and I ² C is switched to the "not addressed slave" mode. The "STO" flag is reset.	



33 UART Serial Interface – UART0

The fully integrated serial communication UART interface, namely UART0, enables the communication with external devices that contain a similar serial interface. Although what is known as a UART function essentially provides only asynchronous data transfer operations, UART0 also provides extended synchronous data transfer operations.

UART Overview

UART0 provides a flexible full-duplex synchronous/asynchronous receiver/transmitter, it has four operating modes and has programmable Baud Rate. The UART function has many features and can transmit and receive data serially by transferring a frame of data with eight or nine data bits per transmission. The UART function possesses its own internal interrupt which can be used to indicate when a data reception operation has occurred or when a data transmission operation has terminated.

UART0 Features

The integrated UART0 function contains the following features:

- Full-duplex, synchronous and asynchronous communication
- Four operating modes
- 8 or 9 bits character length
- Programmable Baud rate generator
- Separately enabled transmitter and receiver
- 2-byte Deep FIFO Receive Data Buffer
- Transmission and reception of interrupts
- Fully compatible with the standard 8051 serial channel


Basic UART Data Transfer Scheme

The block diagram shows the overall UART data transfer structure arrangement. For data transmission, the actual data to be transmitted from the MCU is first transferred to the transmitted register by the application program. The data will then be transferred to the Transmit Shift Register from where it will be shifted out, LSB first, onto the transmitter pin, TXD0, at a rate controlled by the Baud Rate Generator. Only the transmitted register is mapped onto the MCU Data Memory, the Transmit Shift Register is not mapped and is therefore inaccessible to the application program.

For data reception, data to be received by the UART is accepted on the external receive pin, RXD0, from where it is shifted in, LSB first, to the Receiver Shift Register at a rate controlled by the Baud Rate Generator. When the shift register is full, the data will then be transferred from the shift register to the internal received register, where it is buffered and can be manipulated by the application program. Only the received register is mapped onto the MCU Data Memory, the Receiver Shift Register is not mapped and is therefore inaccessible to the application program.


It should be noted that the actual register for data transmission and reception, only exists as a single shared register in the Data Memory, known as the SOBUF register in the UARTO, and is used for both data transmission and data reception.





UART0 Operating Description

This section provides a more detailed description of the UART0 structure and operation. The following shows the overall UART0 block diagram.





UART0 External Pin Interfacing

To communicate with an external serial interface, the UART0 has two external pins known as TXD0 and RXD0. The UART0 provides four operating modes which can be categorised into two transmitter/receiver methods, so called Synchronous and Asynchronous. In Synchronous communication, the MCU must be the master device and the TXD0 pin is used to provide the shift clock while the RXD0 pin is used as the data transmitter/receiver pin. In Asynchronous communication, which does require a clock signal, the TXD0 pin is used to transmit data while the RXD0 pin is used as the data receive pin. The TXD0 and RXD0 pins are pin shared with I/O pins. When the UART0 function is disabled, controlled by the REN0 bit in the S0CON register, these two pins can be used as general purpose I/O pins or other pin-shared functions.

UART0 Register Description

There are several control registers associated with the UART0 function. The S0CON register controls the overall function of the UART0, while the SBRCON, SPPRE, S0RELL and S0RELH registers control the Baud rate. The actual data to be transmitted and received on the serial interface is managed through the S0BUF data register. The SMOD bit in the PCON register is used to double the baud rate clock.

UART0 Register List

Register				В	it			
Name	7	6	5	4	3	2	1	0
S0CON	SM0	SM1	SM20	REN0	TB80	RB80	T10	RI0
SORELL	S0REL.7	S0REL.6	S0REL.5	S0REL.4	S0REL.3	S0REL.2	S0REL.1	SOREL.0
S0RELH	_	_	_	_	_	—	S0REL.9	S0REL.8
SOBUF	D7	D6	D5	D4	D3	D2	D1	D0
SPPRE	—	_	_	_	S1PRE1	S1PRE0	S0PRE1	S0PRE0
SBRCON	BD	BD1	_	_	_	—	—	_
PCON	SMOD	—	—	—	—	GF0	PD	IDL

S0BUF Register – UART0 Data register SFR Address: 99h

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 UART0 data buffer



S0CON Register – UART0 Control register SFR Address: 98h

	033. 3011							
Bit	7	6	5	4	3	2	1	0
Name	SM0	SM1	SM20	REN0	TB80	RB80	T10	RI0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 SM0, SM1: UART0 Operating mode select bits

00:	Mode	0
-----	------	---

- 01: Mode 1
- 10: Mode 2
- 11: Mode 3

The following table illustrates the corresponding mode descriptions and baud rates. In model and mode 3, the variable baud rate is dependent on the system clock, the baud rate clock source and the prescaler selections. Operating mode details are described elsewhere.

Mode	Mode Name	Baud Rate	Synchronisation
Mode 0	8-bit shift register	f _{sys} /12	Synchronous
Mode 1	8-bit UART	Variable	Asynchronous
Mode 2	9-bit UART	SMOD=0, SP0CLK/64 SMOD=1, SP0CLK/32	Asynchronous
Mode 3	9-bit UART	Variable	Asynchronous

Bit 5 SM20: Multiprocessor communication enable control 0: Disable 1: Enable Refer to the UARTO Multiprocessor Communication section for details. Bit 4 **REN0:** UARTO serial data reception enable control 0: Disable 1: Enable Bit 3 TB80: UARTO Ninth Transmit bit assignment 0: Low 1: High This bit is only available in Mode 2 and Mode 3. It is not effective in Mode 0 and Mode 1. The bit is assigned using the application program. Bit 2 RB80: UARTO Ninth Receive bit assignment 0: Low 1: High This bit is used to assign the level of the ninth bit in Mode 2 and Mode 3. In mode 1, if the SM20 bit is zero, the RB80 bit is assigned as the level of the received stop bit. It is not available in Mode 0. Bit 1 TIO: UARTO transmit interrupt flag 0: No interrupt request 1: Interrupt request This bit is set high by hardware at the end of bit 8 in mode 0 or at the beginning of a stop bit in other modes. It is must be cleared using the application program. Bit 0 RI0: UART0 receive interrupt flag 0: No interrupt request 1: Interrupt request This bit is set high by hardware at the end of bit 8 in mode 0 or in the middle of a stop bit in other modes. It is must be cleared using the application program.



SORELL Register – UARTO Reload Low Register

SFR AUU	ess: AAn							
Bit	7	6	5	4	3	2	1	0
Name	S0REL.7	S0REL.6	S0REL.5	S0REL.4	S0REL.3	S0REL.2	S0REL.1	S0REL.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	1	1	0	1	1	0	0	1

S0RELH Register – UART0 Reload High Register SFR Address: BAh

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	_	—	—	S0REL.9	S0REL.8
R/W	—	—	_	_	_	_	R/W	R/W
POR	—	—	_	_	_	_	1	1

The UARTO Reload registers, SORELL and SORELH, are used to setup the UARTO baud rate generation. The UARTO baud rate setup range is 10-bit wide, consisting of 8 bits in SORELL and 2 bits in SORELH.

SPPRE Register – UART Clock Prescaler Register SFR Address: A5h

Bit	7	6	5	4	3	2	1	0
Name	_	—	_	—	—	—	S0PRE1	S0PRE0
R/W	_	_	_		_	_	R/W	R/W
POR							1	1

Bit 7~2 Unimplemented, read as "0"

- 00: f_{sys}/12 01: f_{sys}/6
- 10: $f_{\text{SYS}}/4$
- 11: f_{sys}

SBRCON Register

SFR Address: DCh

Bit	7	6	5	4	3	2	1	0
Name	BD	—	—			—		—
R/W	R/W	—	—	—	—	—	—	—
POR	0		—			—		—

<sup>Bit 7 BD: UARTO Baud rate select for mode 1 and mode 3
0: Timer 1 overflow baud rate generator
1: SRELL and SRELH register controlled baud rate generator
When the BD bit is set high, the SRELL and SRELH registers combine to form a 10-bit reload register pair for the Baud rate generator.
Bit 6~0 Unimplemented, read as "0"</sup>



PCON Register SFR Address: 87h

Bit	7	6	5	4	3	2	1	0	
Name	SMOD		—		—	GF0	PD	IDL	
R/W	R/W	—	—	—	—	R/W	R/W	R/W	
POR	0			_	—	0	0	0	
Bit 7	 SMOD: UART0 double baud rate select 0: Not double 1: Double When this bit is set high, the baud rate is doubled when the UART0 is used in modes 1, 2 or 3. 								
Bit 6~4	Unimplen	nented, rea	d as "0"						
Bit 3	Unimplen	nented, rea	d as ''1''						
Bit 2	GF0: Ger	neral Purpo	se Flag						
Bit 1 Bit 0	PD: Power-Down Mode control bit Described elsewhere IDL: IDLE Mode control bit								
DILU		l elsewhere							

UART0 Operating Modes

UART0 provides four operation modes, selected by the SM1 and SM0 bits in the S0CON register. There are one synchronous and three asynchronous modes, offering different baud rates and functional options. The following table illustrates the different operational mode list. When a transmit/receive data transfer operation has completed, a transmit/receive interrupt will take place and the interrupt request bit, TI0 or RI0, will be set high.

erante oper									
Mode	Mode Name	Baud Rate	Synchronisation	Start/Stop Bits					
Mode 0	8-bit shift register	f _{sys} /12	Synchronous	None					
Mode 1	8-bit UART	Variable	Asynchronous	1 Start, 1 Stop					
Mode 2	9-bit UART	SMOD=0, SP0CLK/64 SMOD=1, SP0CLK/32	Asynchronous	1 Start, 1 Stop					
Mode 3	9-bit UART	Variable	Asynchronous	1 Start, 1 Stop					


UART0 Operating Modes

Mode 0

In mode 0 the UART is an integrated half-duplex synchronous serial communication interface. The 8 bits of data are communicated via the RXD0 pin while the TXD0 pin provides the shift clock for this communication. The data will then be transferred to the Transmit Shift Register from where it will be shifted out, LSB first, onto the RXD0 pin at a fixed Baud rate of $f_{SYS}/12$. The Transmission is started by writing a data into the S0BUF register.

Data to be received by the UART is accepted on the external RXD0 pin, from where it is shifted in, LSB first, to the Receiver Shift Register at a fixed Baud rate of $f_{SYS}/12$. The reception is started by setting the REN0 bit in the S0CON register to "1". When the shift register is full, the data will then be transferred from the shift register to the internal S0BUF register, where it is buffered and can be manipulated by the application program.






UART0 Mode 0 Timing Diagram

Mode 1

In mode 1 the UART is an integrated full-duplex asynchronous serial communication interface with a variable baud rate. The 8 bits of data are received via the RXD0 pin while the TXD0 pin is the data transmit pin for this communication mode. For data reception, data received on the RXD0 pin will be shifted into the Receive Shift Register by the Baud rate generator. For data transmission, data in the Transmit Shift Register will be shifted out onto the TXD0 pin by the Baud rate generator. The Baud rate frequency is selected by the BD bit in the SBRCON register to be either sourced from the Timer1 overflow or to be setup by the SORELL/SORELH registers. In addition, the Baud rate can be doubled using the SMOD bit in the PCON register.

Data transmission is started by writing to the S0BUF register. The TXD0 pin outputs the serial data. The first bit transmitted is a start bit, always "0", then 8 bits of data, after which a stop bit, always "1", is transmitted.

Data to be received by the UART is accepted on the external RXD0 pin. When reception starts, the UART0 synchronises with the falling edge detected by the RXD0 pin. Input data is available after one byte of data is complete in the S0BUF register and the value of the STOP bit is available as the RB80 flag in the S0CON register. During the reception process, the S0BUF data and the RB80 bit will remain unchanged until the process is complete.



UART0 Mode 1 Timing Diagram




Mode 2

In mode 2 the UART is an integrated full-duplex asynchronous serial communication interface. The 9 bits of data are received via the RXD0 pin while the TXD0 pin is the data transmit pin for this communication mode. For data reception, data received on the RXD0 pin will be shifted into the Receive Shift Register by the Baud rate generator. For data transmission, data in the Transmit Shift Register will be will be shifted out onto the TXD0 pin by the Baud rate generator. The Baud rate is fixed at a value of SP0CLK/32 or SP0CLK/64, depending on the setting of the SMOD bit in the PCON register.

Data transmission is started by writing to the S0BUF register. The TXD0 pin outputs the serial data. The first bit transmitted is a start bit, always "0", then 9 bits of data where the 9th bit is taken from the TB80 bit of the S0CON register, after which a stop bit, always "1", is transmitted.

Data to be received by the UART0 is accepted on the external RXD0 pin. When reception starts, the UART0 synchronises with the falling edge detected by the RXD0 pin. Input data is available after one byte of data is complete in the S0BUF register, and the 9th bit is available as the RB80 bit in the S0CON register. During the reception process, the S0BUF data and the RB80 bit will remain unchanged until the process is complete.






Mode 3

The only difference between Mode 2 and Mode 3 is that the internal Baud rate is variable in Mode 3, whereas it is fixed in Mode 2. In mode 3 the UART is an integrated full-duplex asynchronous serial communication interface. The 9 bits of data are received via the RXD0 pin while the TXD0 pin is the data transmit pin for this communication mode. For data reception, data received on the RXD0 pin will be shifted into the Receive Shift Register by the Baud rate generator. For data transmission, data in the Transmit Shift Register will be will be shifted out onto the TXD0 pin by the Baud rate generator. The Baud rate frequency is selected by the BD bit in the SBRCON register to be either sourced from the Timer1 overflow or to be setup by the SORELL/SORELH registers. In addition, the Baud rate can be doubled using the SMOD bit in the PCON register.

Data transmission is started by writing to the S0BUF register. The TXD0 pin outputs the serial data. The first bit transmitted is a start bit, always "0", then 9 bits of data where the 9th bit is taken from the TB80 bit of the S0CON register, after which a stop bit, always "1", is transmitted.

Data to be received by the UART is accepted on the external RXD0 pin. When reception starts, the UART0 synchronizes with the falling edge detected by the RXD0 pin. Input data is available after one byte of data is complete in the S0BUF register, and the 9th bit is available as the RB80 bit in the S0CON register. During the reception process, the S0BUF data and the RB80 bit will remain unchanged until the process is complete.



UART0 Multiprocessor Communication


As UART0 can receive 9 bits in Modes 2 and 3, it can be used for multiprocessor communication. When the SM20 bit in the S0CON register is set, the received interrupt is generated only when the 9th received bit, the RB80 bit in the S0CON register, is high. Otherwise, no interrupt is generated upon reception.

To utilise this feature for multiprocessor communication, the slave processors have their SM20 bit set high. The master processor transmits the slave's address, with the 9th bit set high, generating a reception interrupt in all of the slaves. The slave processors' software compares the received byte with their network address. If there is a match, the addressed slave clears its SM20 flag and the rest of the message is transmitted from the master with the 9th bit cleared to zero. The other slaves keep their SM20 set high so that they ignore the rest of the message sent by the master. In this way, there are reduced program overheads to distinguish the target slave MCU.



UART0 Baud Rate Setup

The UART0 operating Mode 1 and 3, have a variable baud rate setup using the UART0 Baud rate generator. The clock source can be selected to be either the Timer 1 overflow or the system clock, decided by the BD bit in the SBRCON register. The baud rate generator can be controlled by the S0RELH and S0RELL registers and the clock is the output of the prescaler, defined by the S0PRE0 and S0PRE1 bits. Operating Mode 0 has a fixed baud rate of $f_{SYS}/12$ and operating Mode 2, has two baud rates, SP0CLK/64 and SP0CLK/32, selected by the SMOD bit in the PCON register.



The Variable baud rate, which is provided for Mode 1 and Mode 3, can be derived using the following two equations, depending upon the BD bit condition.

BD = 0 - Timer1 overflow clock source. $Baud_Rate = \frac{2^{SMOD}}{32} * (Timer1_Overflow_Rate)$ BD = 1 - Register select clock Source. $Baud_Rate = \frac{2^{SMOD}}{64*(2^{10} - SOREL[9:0])} * (Freq_of_SPOCLK)$



34 Instruction Set

Introduction

All instructions are binary code compatible and perform the same functions as they do within the industry standard 8051. The following tables give a summary of instruction cycles of the HT85XXX microcontroller core.

The following two tables contain notes on mnemonics used in Instruction set.

Symbol	Description
Rn	Working register R0~R7.
direct	One of 128 internal RAM locations or any Special Function Register.
@Ri	Indirect internal or external RAM location addressed by register R0 or R1.
#data	8-bit constant included in instruction (immediate operand).
#data 16	16-bit constant included as bytes 2 and 3 of instruction (immediate operand).
bit	One of 128 software flags located in internal RAM, or any flag of bit-addressable Special Function Registers, including I/O pins and status word.
А	Accumulator.

Notes on Data Addressing Modes

Notes on Program Addressing Modes

Symbol	Description
addr16	Destination address for LCALL or LJMP, can be anywhere within the 64-Kbyte page of program memory address space.
addr11	Destination address for ACALL or AJMP, within the same 2-Kbyte page of program memory as the first byte of the following instruction.
rel	SJMP and all conditional jumps include an 8-bit offset byte. Its range is +127/-128 bytes relative to the first byte of the following instruction.

The following tables show instruction hexadecimal codes, number of bytes and machine cycles that each instruction takes to be executed. Note the number of cycles is given for no program memory wait states.



Arithmetic Operations

Mnemonic	Description	Code	Bytes	Cycles
ADD A,Rn	Add register to Accumulator	0X28-0X2F	1	1
ADD A, direct	Add directly addressed data to Accumulator	0X25	2	2
ADD A,@Ri	Add indirectly addressed data to Accumulator	0X26-0X27	1	2
ADD A,#data	Add immediate data to Accumulator	0X24	2	2
ADDC A,Rn	Add register to Accumulator with carry flag	0X38-0X3F	1	1
ADDC A, direct	Add directly addressed data to Accumulator with carry flag	0X35	2	2
ADDC A,@Ri	Add indirectly addresses data to Accumulator with carry flag	0X36-0X37	1	2
ADDC A,#data	Add immediate data to Accumulator with carry flag	0X34	2	2
SUBB A,Rn	Subtract register from Accumulator with borrow	0X98-0X9F	1	1
SUBB A, direct	Subtract directly addressed data from Accumulator with borrow	0X95	2	2
SUBB A,@Ri	Subtract indirectly addressed data from Accumulator with borrow	0X96-0X97	1	2
SUBB A,#data	Subtract immediate data from Accumulator with borrow	0X94	2	2
INC A	Increment Accumulator	0X04	1	1
INC Rn	Increment register	0X08-0X0F	1	1
INC direct	Increment directly addressed location	0X05	2	3
INC @Ri	Increment indirectly addressed location	0X06-0X07	1	3
INC DPTR	Increment data pointer	0XA3	1	1
DEC A	Decrement Accumulator	0X14	1	1
DEC Rn	Decrement register	0X18-0X1F	1	1
DEC direct	Decrement directly addressed location.	0X15	2	3
DEC @Ri	Decrement indirectly addressed location	0X16-0X17	1	3
MUL AB	Multiply A and B	0XA4	1	4
DIV AB	Divide A by B	0X84	1	4
DAA	Decimal adjust Accumulator	0XD4	1	1



Logic Operations

Mnemonic	Description	Code	Bytes	Cycles
ANL A, Rn	AND register to Accumulator	0X58-0X5F	1	1
ANL A, direct	AND directly addressed data to Accumulator	0X55	2	2
ANL A,@Ri	AND indirectly addressed data to Accumulator	0X56-0X57	1	2
ANL A,#data	AND immediate data to Accumulator	0X54	2	2
ANL direct,A	AND Accumulator to directly addressed location	0X52	2	3
ANL direct,#data	AND immediate data to directly addressed location	0X53	3	4
ORL A, Rn	OR register to Accumulator	0X48-0X4F	1	1
ORL A, direct	OR directly addressed data to Accumulator	0X45	2	2
ORL A,@Ri	OR indirectly addressed data to Accumulator	0X46-0X47	1	2
ORL A,#data	OR immediate data to Accumulator	0X44	2	2
ORL direct,A	OR Accumulator to directly addressed location	0X42	2	3
ORL direct,#data	OR immediate data to directly addressed location	0X43	3	4
XRL A,Rn	Exclusive OR register to Accumulator	0X68-0X6F	1	1
XRL A, direct	Exclusive OR directly addressed data to Accumulator	0X65	2	2
XRL A,@Ri	Exclusive OR indirectly addressed data to Accumulator	0X66-0X67	1	2
XRL A,#data	Exclusive OR immediate data to Accumulator	0X64	2	2
XRL direct,A	Exclusive OR Accumulator to directly addressed location	0X62	2	3
XRL direct,#data	Exclusive OR immediate data to directly addressed location	0X63	3	4
CLR A	Clear Accumulator	0XE4	1	1
CPLA	Complement Accumulator	0XF4	1	1
RLA	Rotate Accumulator left	0X23	1	1
RLC A	Rotate Accumulator left through carry	0X33	1	1
RR A	Rotate Accumulator right	0X03	1	1
RRC A	Rotate Accumulator right through carry	0X13	1	1
SWAP A	Swap nibbles within the Accumulator	0XC4	1	1



Data transfer Operations

Mnemonic	Description	Code	Bytes	Cycles
MOV A,Rn	Move register to Accumulator	0XE8-0XEF	1	1
MOV A, direct	Move directly addressed data to Accumulator	0XE5	2	2
MOV A,@Ri	Move indirectly addressed data to Accumulator	0XE6-0XE7	1	2
MOV A,#data	Move immediate data to Accumulator	0X74	2	2
MOV Rn,A	Move Accumulator to register	0XF8-0XFF	1	1
MOV Rn,direct	Move directly addressed data to register	0XA8-0XAF	2	2
MOV Rn,#data	Move immediate data to register	0X78-0X7F	2	2
MOV direct,A	Move Accumulator to direct byte	0XF5	2	2
MOV direct,Rn	Move register to direct byte	0X88-0X8F	2	2
MOV direct1, direct2	Move directly addressed data to directly addressed location	0X85	3	3
MOV direct,@Ri	Move indirectly addressed data to directly addressed location	0X86-0X87	2	2
MOV direct,#data	Move immediate data to directly addressed location	0X75	3	3
MOV @Ri,A	Move Accumulator to indirectly addressed location	0XF6-0XF7	1	1
MOV @Ri,direct	Move directly addressed data to indirectly addressed location	0XA6-0XA7	2	2
MOV @Ri,#data	Move immediate data to indirectly addressed location	0X76-0X77	2	2
MOV DPTR,#data16	Load data pointer with a 16-bit immediate	0X90	3	3
MOVC A,@A+DPTR	Load Accumulator with a code byte relative to DPTR	0X93	1	4
MOVC A,@A+PC	Load Accumulator with a code byte relative to PC	0X83	1	4
MOVX A,@Ri	Move external RAM (8-bit addr.) to Accumulator	0XE2-0XE3	1	3
MOVX A,@DPTR	Move external RAM (16-bit addr.) to Accumulator	0XE0	1	3
MOVX @Ri,A	Move Accumulator to external RAM (8-bit addr.)	0XF2-0XF3	1	3
MOVX @DPTR,A	Move Accumulator to external RAM (16-bit addr.)	0XF0	1	3
PUSH direct	Push directly addressed data onto stack	0XC0	2	2
POP direct	Pop directly addressed location from stack	0XD0	2	3
XCH A,Rn	Exchange register with Accumulator	0XC8-0XCF	1	1
XCH A, direct	Exchange directly addressed location with Accumulator	0XC5	2	3
XCH A,@Ri	Exchange indirect RAM with Accumulator	0XC6-0XC7	1	2
XCHD A,@Ri	Exchange low-order nibbles of indirect and Accumulator	0XD6-0XD7	1	2



Program Branches

Mnemonic	Description	Code	Bytes	Cycles
ACALL addr11	Absolute subroutine call	xxx10001b	2	2(*2)/3
LCALL addr16	Long subroutine call	0X12	3	3(*2)/4
RET	Return from subroutine	0X22	1	5
RETI	Return from interrupt	0X32	1	5
AJMP addr11	Absolute jump	xxx00001	2	2(*2)/3
LJMP addr16	Long jump	0X02	3	3(*2)/4
SJMP rel	Short jump (relative addr.)	0X80	2	3(*2)/4
JMP @A+DPTR	Jump indirect relative to the DPTR	0X73	1	3
JZ rel	Jump if Accumulator is zero	0X60	2	3/4(*1)
JNZ rel	Jump if Accumulator is not zero	0X70	2	3/4(*1)
JC rel	Jump if carry flag is set	0X40	2	3/4(*1)
JNC rel	Jump if carry flag is not set	0X50	2	3/4(*1)
JB bit, rel	Jump if directly addressed bit is set	0X20	3	4/5(*1)
JNB bit, rel	Jump if directly addressed bit is not set	0X30	3	4/5(*1)
JBC bit, direct rel	Jump if directly addressed bit is set and clear bit	0X10	3	4/5(*1)
CJNE A, direct rel	Compare directly addressed data to Accumulator and jump if not equal	0XB5	3	4/5(*1)
CJNE A, #data rel	Compare immediate data to Accumulator and jump if not equal	0XB4	3	4/5(*1)
CJNE Rn, #data rel	Compare immediate data to register and jump if not equal	0XB8-0XBF	3	4/5(*1)
CJNE @Ri, #data rel	Compare immediate to indirect and jump if not equal	0XB6-0XB7	3	5/6(*1)
DJNZ Rn, rel	Decrement register and jump if not zero	0XD8-0XDF	2	3/4(*1)
DJNZ direct, rel	Decrement directly addressed location and jump if not zero	0XD5	3	4/5(*1)
NOP	No operation	0X00	1	1

Note: (*1) If the condition is true, the machine cycle will add 1.

(*2) If program execute ACALL/LCALL/AJMP/LJMP/SJMP and jump to the next address, the machine cycle will decrease 1.



Mnemonic	ic Description		Bytes	Cycles	
CLR C	Clear carry flag	0XC3	1	1	
CLR bit	Clear directly addressed bit	0XC2	2	3	
SETB C	Set carry flag	0XD3	1	1	
SETB bit	Set directly addressed bit	0XD2	2	3	
CPL C	Complement carry flag	0XB3	1	1	
CPL bit	Complement directly addressed bit	0XB2	2	3	
ANL C, bit	AND directly addressed bit to carry flag	0X82	2	2	
ANL C,/bit	AND complement of directly addressed bit to carry	0XB0	2	2	
ORL C, bit	OR directly addressed bit to carry flag	0X72	2	2	
ORL C,/bit	OR complement of directly addressed bit to carry	0XA0	2	2	
MOV C, bit	Move directly addressed bit to carry flag	0XA2	2	2	
MOV bit, C	Move carry flag to directly addressed bit	0X92	2	3	

Boolean Manipulation

Read-Modify-Write Instruction

Instructions that read a byte from SFR or internal RAM, modify it and rewrite it back, are called "Read-Modify-Write" instructions. When the destination is an I/O port (P0-P3), or a Port bit, these instructions read the output latch rather than the pin. Below table is RMW instruction set.

Mnemonic	Description	Code	Bytes	Cycles
ANL direct, A	AND accumulator to direct	0x52	2	3
ANL direct, #data	AND immediate data to direct	0x53	3	4
ORL direct, A	OR accumulator to direct	0x42	2	3
ORL direct, #data	OR immediate data to direct	0x43	3	4
XRL direct, A	Exclusive OR accumulator to direct	0x62	2	3
XRL direct, #data	Exclusive OR immediate data to direct	0x63	3	4
JBC bit, rel	Jump if bit is set and clear bit	0x10	3	4/5(*)
CPL bit	Complement bit	0xB2	2	3
INC direct	Increment direct	0x05	2	3
INC @Ri	Increment indirect	0x06-0x07	1	3
DEC direct	Decrement direct	0x15	2	3
DEC @Ri	Decrement indirect	0x16-0x17	1	3
DJNZ direct, rel	Decrement and jump if not zero	0xD5	3	4/5(*)
MOV bit, C	Move carry flag and direct bit	0x92	2	3
CLR bit	Clear bit	0xC2	2	3
SETB bit	Set bit	0xD2	2	3

Note: (*) If the condition is true, the machine cycle will add 1.



35 Package Information


Note that the package information provided here is for consultation purposes only. As this information may be updated at regular intervals users are reminded to consult the <u>Holtek website</u> for the latest version of the <u>package information</u>.


Additional supplementary information with regard to packaging is listed below. Click on the relevant section to be transferred to the relevant website page.

- Further Package Information (include Outline Dimensions, Product Tape and Reel Speci ications)
- Packing Meterials Information
- Carton information



20-pin SOP (300mil) Outline Dimensions







Symbol	Dimensions in inch			
Symbol	Min.	Nom.	Max.	
A	—	0.406 BSC	—	
В	—	0.406 BSC	—	
С	0.012	_	0.020	
C'	_	0.504 BSC	—	
D	—	_	0.104	
E	—	0.050 BSC	—	
F	0.004	_	0.012	
G	0.016	_	0.050	
Н	0.008	_	0.013	
α	0°	—	8°	


Symbol		Dimensions in mm	
Symbol	Min.	Nom.	Max.
А	_	10.30 BSC	—
В	—	7.5 BSC	—
С	—	7.5 BSC	—
C'	_	12.8 BSC	_
D	_	12.8 BSC	—
E	—	1.27 BSC	—
F	0.10	_	0.30
G	0.40	_	1.27
Н	0.40	_	1.27
α	0°	_	8°

D



20-pin SSOP (150mil) Outline Dimensions

E






Symbol	Dimensions in inch			
Symbol	Min.	Nom.	Max.	
А	—	0.236 BSC	—	
В	_	0.155 BSC	—	
С	0.008	—	0.012	
C'	—	0.341 BSC	—	
D	_	—	0.069	
E	_	0.025 BSC	—	
F	0.004	_	0.0098	
G	0.016	_	0.05	
Н	0.004	—	0.01	
α	0°	_	8°	

Symbol		Dimensions in mm	
Symbol	Min.	Nom.	Max.
A	—	6 BSC	—
В	—	3.9 BSC	—
С	0.20	—	0.30
C'	—	8.66 BSC	—
D	—	—	1.75
E	—	0.635 BSC	—
F	0.10	—	0.25
G	0.41	—	1.27
Н	0.10	—	0.25
α	0°	—	8°



24-pin SOP (300mil) Outline Dimensions



►





Symbol	Dimensions in inch			
Symbol	Min.	Nom.	Max.	
A	_	0.406 BSC	—	
В	_	0.295 BSC	—	
С	0.012	—	0.020	
C'		0.606 BSC	_	
D	—	—	0.104	
E		0.050 BSC	_	
F	0.004		0.012	
G	0.016	_	0.050	
Н	0.008	_	0.013	
α	0°	—	8°	

Symbol		Dimensions in mm	
Symbol	Min.	Nom.	Max.
A	—	10.30 BSC	—
В	—	7.5 BSC	—
С	0.31	—	0.51
C'	—	15.4 BSC	—
D	—	—	2.65
Е	—	1.27 BSC	—
F	0.10	—	0.30
G	0.40	—	1.27
Н	0.20	—	0.33
α	0°	_	8°



24-pin SSOP (150mil) Outline Dimensions









Symbol	Dimensions in inch			
Symbol	Min.	Nom.	Max.	
А	—	0.236 BSC	—	
В	—	0.154 BSC	—	
С	0.008	—	0.012	
C'	—	0.341 BSC	—	
D	—	—	0.069	
E	_	0.025 BSC	—	
F	0.004		0.010	
G	0.016	_	0.050	
Н	0.004	_	0.010	
α	0°	_	8°	

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
А	—	6.0 BSC	—
В	—	3.9 BSC	—
С	0.20	—	0.30
C'	0.20	_	0.30
D		_	1.75
E		0.635 BSC	—
F	0.10	_	0.25
G	0.41		1.27
Н	0.10	_	0.25
α	0°		8°



28-pin SOP (300mil) Outline Dimensions








Symbol	Dimensions in inch		
	Min.	Nom.	Max.
А	—	0.406 BSC	—
В	—	0.295 BSC	—
С	0.012	—	0.020
C'	—	0.705 BSC	—
D	—	—	0.104
E	—	0.050 BSC	—
F	0.004	_	0.012
G	0.016	—	0.050
Н	0.008	—	0.013
α	0°	_	8°

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A	—	10.30 BSC	—
В	—	7.5 BSC	—
С	0.31	—	0.51
C'	—	17.9 BSC	—
D			2.65
Е	—	1.27 BSC	—
F	0.10	—	0.30
G	0.40	_	1.27
Н	0.20	_	0.33
α	0°	_	8°



28-pin SSOP (150mil) Outline Dimensions





Symbol	Dimensions in inch		
	Min.	Nom.	Max.
A	—	0.236 BSC	—
В	—	0.154 BSC	—
С	0.008	_	0.012
C'	_	0.390 BSC	—
D	_	—	0.069
E	_	0.025 BSC	—
F	0.004	_	0.0098
G	0.016	_	0.050
Н	0.004	_	0.010
α	0°	—	8°

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A		6.0 BSC	—
В	—	3.9 BSC	—
С	0.20	—	0.30
C'		9.9 BSC	—
D	—	—	1.75
E		0.635 BSC	—
F	0.10	—	0.25
G	0.41	_	1.27
Н	0.10	—	0.25
α	0°	—	8°



Copyright[®] 2015 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.