

# 2-Wire Communication Flash MCU

HT45F2002

Revision: V1.00 Date: July 14, 2016

www.holtek.com



## **Table of Contents**

Features	_
MCU CPU Features	
MCU Peripheral Features	
Two Line Type Power Line Data Transmitter Features	
General Description	
Block Diagram	
Pin Assignment	6
Pin Descriptions	6
Internally Connected Pins	8
Absolute Maximum Ratings	8
MCU D.C. Characteristics	9
MCU A.C. Characteristics	10
ADC Electrical Characteristics	11
LVR Electrical Characteristics	12
LCD Electrical Characteristics	12
Power on Reset Electrical Characteristics	12
Two Line Type Power Line Data Transmitter D.C. Characteristics	13
LDO Characteristics	13
LVD Characteristics	14
Comparator Characteristics	14
Comparator Characteristics  Constant Current Modulator Characteristics	
	14
Constant Current Modulator Characteristics  Functional Description  Multi-chip Hardware Considerations	14 14 15
Constant Current Modulator Characteristics  Functional Description	14 14 15
Constant Current Modulator Characteristics  Functional Description  Multi-chip Hardware Considerations	14 14 15 15
Constant Current Modulator Characteristics  Functional Description  Multi-chip Hardware Considerations  Multi-chip Programming Considerations  Instruction Set  Introduction	14 14 15 15 16
Constant Current Modulator Characteristics  Functional Description  Multi-chip Hardware Considerations  Multi-chip Programming Considerations  Instruction Set  Introduction  Instruction Timing	14 15 15 16 16
Constant Current Modulator Characteristics  Functional Description  Multi-chip Hardware Considerations  Multi-chip Programming Considerations  Instruction Set  Introduction  Instruction Timing  Moving and Transferring Data	14 15 15 16 16 16
Constant Current Modulator Characteristics  Functional Description  Multi-chip Hardware Considerations  Multi-chip Programming Considerations  Instruction Set  Introduction  Instruction Timing  Moving and Transferring Data  Arithmetic Operations	14 15 15 16 16 16 16
Constant Current Modulator Characteristics  Functional Description  Multi-chip Hardware Considerations  Multi-chip Programming Considerations  Instruction Set  Introduction  Instruction Timing  Moving and Transferring Data  Arithmetic Operations  Logical and Rotate Operation	14 15 15 16 16 16 16 16
Constant Current Modulator Characteristics  Functional Description  Multi-chip Hardware Considerations  Multi-chip Programming Considerations  Instruction Set  Introduction  Instruction Timing  Moving and Transferring Data  Arithmetic Operations  Logical and Rotate Operation  Branches and Control Transfer	14 15 16 16 16 16 17
Constant Current Modulator Characteristics  Functional Description  Multi-chip Hardware Considerations  Multi-chip Programming Considerations  Instruction Set  Introduction  Instruction Timing  Moving and Transferring Data  Arithmetic Operations  Logical and Rotate Operation  Branches and Control Transfer  Bit Operations	14 15 15 16 16 16 16 17 17
Constant Current Modulator Characteristics  Functional Description  Multi-chip Hardware Considerations  Multi-chip Programming Considerations  Instruction Set  Introduction  Instruction Timing  Moving and Transferring Data  Arithmetic Operations  Logical and Rotate Operation  Branches and Control Transfer	14 15 16 16 16 16 17 17 17
Constant Current Modulator Characteristics  Functional Description  Multi-chip Hardware Considerations  Multi-chip Programming Considerations  Instruction Set  Introduction  Instruction Timing  Moving and Transferring Data  Arithmetic Operations  Logical and Rotate Operation  Branches and Control Transfer  Bit Operations  Table Read Operations  Other Operations	14 15 15 16 16 16 17 17 17
Constant Current Modulator Characteristics  Functional Description  Multi-chip Hardware Considerations  Multi-chip Programming Considerations  Instruction Set  Introduction  Instruction Timing  Moving and Transferring Data  Arithmetic Operations  Logical and Rotate Operation  Branches and Control Transfer  Bit Operations  Table Read Operations	14 15 15 16 16 16 16 17 17 17 17
Constant Current Modulator Characteristics  Functional Description  Multi-chip Hardware Considerations  Multi-chip Programming Considerations  Instruction Set  Introduction  Instruction Timing  Moving and Transferring Data  Arithmetic Operations  Logical and Rotate Operation  Branches and Control Transfer  Bit Operations  Table Read Operations  Other Operations  Other Operations  Instruction Set Summary	14 15 15 16 16 16 17 17 17 17 17
Constant Current Modulator Characteristics  Functional Description  Multi-chip Hardware Considerations  Multi-chip Programming Considerations  Instruction Set  Introduction  Instruction Timing  Moving and Transferring Data  Arithmetic Operations  Logical and Rotate Operation  Branches and Control Transfer  Bit Operations  Table Read Operations  Other Operations  Instruction Set Summary  Table Conventions	14 15 16 16 16 17 17 17 17 17 18 20



#### **Features**

#### **MCU CPU Features**

- Operating voltage
  - f<sub>SYS</sub>=8MHz: 2.2V~5.5V
  - f<sub>SYS</sub>=12MHz: 2.7V~5.5V
  - f<sub>SYS</sub>=16MHz: 3.3V~5.5V
- Up to  $0.25\mu s$  instruction cycle with 16MHz system clock at  $V_{DD}=5V$
- Power down and wake-up functions to reduce power consumption
- · Two oscillators
  - Internal RC HIRC
  - Internal 32kHz RC LIRC
- Fully intergrated internal 8/12/16MHz oscillator requires no external components
- · Multi-mode operation: NORMAL, SLOW, IDLE and SLEEP
- All instructions executed in one or two instruction cycles
- · Table read instructions
- 63 powerful instructions
- · Up to 6-level subroutine nesting
- · Bit manipulation instruction

#### **MCU Peripheral Features**

- Flash Program Memory: 2K×15
- RAM Data Memory: 96×8
- EEPROM Memory: 32×8
- Watchdog Timer function
- Up to 11 bidirectional I/O lines
- Software controlled SCOM lines LCD driver with 1/2 bias
- Multiple Timer Modules for time measure, compare match output, capture input, PWM output, single pulse output functions
- · Dual Time-Base functions for generation of fixed time interrupt signals
- 5-channel 12-bit resolution A/D converter
- Serial Interface Module SPI or I2C
- Programmable I/O port source current for LED driving applications
- · Low voltage reset function
- Flash program memory can be re-programmed up to 100,000 times
- Flash program memory data retention > 10 years
- EEPROM data memory can be re-programmed up to 1,000,000 times
- EEPROM data memory data retention > 10 years
- Package type: 20-pin SSOP

#### Two Line Type Power Line Data Transmitter Features

• Complete data transmission on power line functions



- High maximum input voltage: 42V
- · Build-in 5V LDO output
- · Integrated low dropout voltage regulator with soft-start and short circuit protection
- · Integrated voltage detector for power supply monitoring
- · Integrated comparator
- · Open drain NMOS driver for flexible interfacing
- · Power and reset protection features
- · Minimal external component requirements

## **General Description**

This device is Flash Memory type 8-bit high performance RISC architecture microcontroller. Offering users the convenience of Flash Memory multi-programming features, this device also includes a wide range of functions and features. Other memory includes an area of RAM Data Memory as well as an area of EEPROM memory for storage of non-volatile data such as serial numbers, calibration data etc.

Analog features include a multi-channel 12-bit A/D converter function. Multiple and extremely flexible Timer Modules provide timing, pulse generation, capture input, compare match output, single pulse output and PWM generation functions. Communication with the outside world is managed by including fully integrated SPI and I<sup>2</sup>C interface functions, two popular interfaces which provide designers with a means of easy communication with external peripheral hardware. Protective features such as an internal Watchdog Timer and Low Voltage Reset coupled with excellent noise immunity and ESD protection ensure that reliable operation is maintained in hostile electrical environments.

This device also contains a two line type power line data transceiver. In systems where a master controller controls a number of individual interconnected subsystems such as found in smoke detector systems, water metering systems, solar energy system, etc., the cost of the extensive interconnecting cabling can be a major factor. By sending data along the power supply lines, the interconnecting cables can be reduced to a simple two line type, thus greatly reducing both cable and installation costs.

With the addition of a few external components, this power line data transceiver device contains all the internal components required to provide users with a system for power line data transmission and reception. Data is modulated onto the power line by the simple reduction of the power line voltage for a specific period of time. Power supply voltage changes can be initiated by the master controller for data reception or initiated by the power line data transceiver for data transmission. An internal voltage regulator with Soft-Start and short circuit protection function within the device ensures that a constant voltage power supply is provided to the interconnected subsystem units while an internal voltage detector monitors the power line voltage level. An internal comparator is used to translate the differential signal into a logic signal for the MCU.

A full choice of internal low and high speed, oscillator functions are provided including fully integrated system oscillators which require no external components for their implementation. The ability to operate and switch dynamically between a range of operating modes using different clock sources gives users the ability to optimise microcontroller operation and minimise power consumption.

The SPI and I<sup>2</sup>C interfaces offer possibilities for data communication networks between microcontrollers, low-cost data links between PCs and peripheral devices, portable and battery

Rev. 1.00 4 July 14, 2016




operated device communication, etc.

The inclusion of flexible I/O programming features, Time-Base functions along with many other features ensure that the device will find excellent use in applications such as electronic metering, environmental monitoring, handheld instruments, household appliances, electronically controlled tools, motor driving in addition to many others.

## **Block Diagram**


The following block diagram illustrates the dual-chip structure of the device, where an individual MCU and a two-line type power line data transceiver chip are combined into a single package.



Note: The Power Line Data Transceicer is the IC of the dual-chip in one device.



## **Pin Assignment**



Note: The PB0~PB4, PB5, PC, PC3~PC6 and their pin-shared functions are not connected to external package pins, care must therefore be taken to manage them properly with the application program.

## **Pin Descriptions**

With the exception of the power pins and some relevant power line data transceiver pins, all pins on this device can be referenced by its Port name, e.g. PA.0, PA.1 etc, which refer to the digital I/O function of the pins. However these Port pins are also shared with other function such as the Analog to Digital Converter, Timer Module pins etc. The function of each pin is listed in the following table, however the details behind how each pin is configured is contained in other sections of the datasheet.

Pin Name	Function	OPT	I/T	O/T	Description
PA0/PTP0I_0/AN6/ ICPDA	PA0	PAWU PAPU PAS0	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
	PTP0I_0	PAS0 PTM0C0	ST	_	PTM0 input
	AN6	PAS0	AN	_	A/D Converter input channel 6
	ICPDA	_	ST	CMOS	ICP Data Line
PA1/PTP0/AN7	PA1	PAWU PAPU PAS0	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
	PTP0	PAS0	_	CMOS	PTM0 output
	AN7	PAS0	AN	_	A/D Converter input channel 7
PA2/CTCK0_0/	PA2	PAWU PAPU	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
ICPCK	CTCK0_0	CTM0C0	ST	_	CTM0 clock input
	ICPCK	_	ST	_	ICP Clock Line
PA3/CTP1/SCOM0	PA3	PAWU PAPU PAS0	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
	CTP1	PAS0	_	CMOS	CTM1output
	SCOM0	PAS0	_	AN	LCD driver output for LCD panel common

Rev. 1.00 6 July 14, 2016



Pin Name	Function	ОРТ	I/T	O/T	Description
	PA4	PAWU PAPU PAS1	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
PA4/SDI/SDA/AN3	SDI	PAS1 SIMC0	ST	_	SPI serial data input
	SDA	PAS1 SIMC0	ST	NMOS	I <sup>2</sup> C data line
	AN3	PAS1	AN	_	A/D Converter input channel 3
	PA5	PAWU PAPU PAS1	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
PA5/PTCK2_0/ SDO/AN4	PTCK2_0	PAS1 PTM2C0 IFS	ST	_	PTM2 clock input
	SDO	PAS1	_	CMOS	SPI serial data output
	AN4	PAS1	AN	_	A/D Converter input channel 4
	PA6	PAWU PAPU PAS1	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
PA6/SCK/SCL/AN5	SCK	PAS1 SIMC0	ST	CMOS	SPI serial clock
	SCL	PAS1 SIMC0	ST	NMOS	I <sup>2</sup> C clock line
	AN5	PAS1	AN	_	A/D Converter input channel 5
DA7/DTD2L 0	PA7	PAWU PAPU	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
PA7/PTP2I_0	PTP2I_0	PTM2C0 IFS	ST	_	PTM2 iutput
	PB5	PBPU PBS1	ST	CMOS	General purpose I/O. Register enabled pull-up
PB5/PTP3/SCOM3	PTP3	PBS1	_	CMOS	PTM3 output
	SCOM3	PBS1	_	AN	LCD driver output for LCD panel common
PC0/PTP1	PC0	PCPU PCS0	ST	CMOS	General purpose I/O. Register enabled pull-up
	PTP1	PCS0	_	CMOS	PTM1 output
	PC2	PCPU PCS0 RSTC	ST	CMOS	General purpose I/O. Register enabled pull-up
PC2/CTP0/RES	CTP0	PCS0 RSTC	_	CMOS	CTM0 output
	RES	RSTC	ST	_	External reset input
CN	CN		ST	_	Comparator Negative Input
TRX	TRX	_	ST	CMOS	Transceiver signal detect/modulate
IS	IS	_	_	CMOS	Source terminal of constant current NMOS driver
TX	TX	_	ST	_	Input pin for constant current modulate
RX	RX	_	_	CMOS	Comparator output, transmitter signal detect output
LDO	LDO		_	CMOS	LDO Voltage output



Pin Name	Function	OPT	I/T	O/T	Description
VCC	VCC	_	PWR	_	Input voltage
VDD	VDD	_	PWR	_	Digital positive power supply. Could connect to LDO pin externally
VSS	VSS	_	PWR	_	Digital negative power supply. Ground pin - VSS

Legend: I/T: Input type

O/T: Output type

OPT: Optional by register option

PWR: Power

ST: Schmitt Trigger input AN: Analog signal CMOS: CMOS output NMOS: NMOS output

Note: The PB0~PB4, PB5, PC1, PC3~PC6 and their pin-shared functions are not connected to

external package pins.

## **Internally Connected Pins**

Except the pins mentioned in the table above several pins are not connected to external package pins. These pins are interconnection pins between the MCU and the power line data transceiver chips and are listed in the following table. The description is provided from the power line data transceiver chip standpoint.

Power Line Data Transceiver Pin Name	Туре	Description
VSS	PWR	Ground Pin.
V33	FVVIX	Connected to MCU negative power supply, VSS

## **Absolute Maximum Ratings**

Supply Voltage	$V_{SS}$ -0.3V to $V_{SS}$ +50V
Input Voltage	$V_{SS}$ -0.3V to $V_{DD}$ +0.3V
Storage Temperature	-50°C to 125°C
Operating Temperature	40°C to 85°C
I <sub>OL</sub> Total	80mA
I <sub>OH</sub> Total	80mA
Total Power Dissipation	500mW

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the devices. Functional operation of these devices at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

Rev. 1.00 8 July 14, 2016



## **MCU D.C. Characteristics**

 $Ta = 25^{\circ}C$ 

			Test Conditions				
Symbol	Parameter	V <sub>DD</sub>		Min.	Тур.	Max.	Unit
		₩ 00	f <sub>SYS</sub> =f <sub>HIRC</sub> =8MHz	22		5.5	V
	Operating Voltage (HIRC)		f <sub>SYS</sub> =f <sub>HIRC</sub> =12MHz				V
$V_{DD}$	Operating voltage (Finto)		f <sub>SYS</sub> =f <sub>HIRC</sub> =16MHz				V
	Operating Voltage (LIRC)		fsys=f <sub>LIRC</sub> =32kHz		_	- 5.5 - 5.5 - 5.5 - 5.5 .0 2.0 .5 4.0 .5 2.5 .0 3.0 .5 7.0 .15 30 .6 30 .0 4.0 .0 1.6 .6 2.2 .2 3.0 .7 1.2 .2 1.6 .0 1.5 .5 2.0 .7 1.2 .8 1.1 .9 2.2 .9 3.0 .0 1.5 .0 1.0 .0 3 3.0 .0 1.0 .0 3 3.0 .0 1.0 .0 3 3.0 .0 1.0 .0 8 .0 1.5 .0 2.0 .0 2.0 .2 2.4 .5 3.0 .6 3.2	V
	operating vertage (Enve)	3V			1.0		mA
	Operating Current (HIRC)	5V	WDT enable, LVR enable	_	2.5		mA
		3V	No load, fsys=fhirc=12MHz, ADC off,	_	1.5		mA
		5V	WDT enable, LVR enable		3.5		mA
		3V	No load, f <sub>sys</sub> =f <sub>HIRC</sub> =16MHz, ADC off,	_	2.0	3.0	mA
		5V	WDT enable, LVR enable	_	4.5	7.0	mA
		3V	No load, f <sub>SYS</sub> =f <sub>LICRC</sub> =32kHz, ADC off,	_	15	30	μA
	Operating Current (LIRC)	5V	WDT enable, LVR enable	_	30	60	μA
		3V	No load, f <sub>SYS</sub> =f <sub>H</sub> /2, ADC off,	_	2.0	3.0	mA
	Operating Current, Normal Mode,	5V	WDT enable, LVR enable	_	3.0	4.0	mA
I <sub>DD</sub>	f <sub>H</sub> =16MHz (HIRC)	3V	No load, f <sub>SYS</sub> =f <sub>H</sub> /64, ADC off,	_	1.0	1.6	mA
		5V	WDT enable, LVR enable	_	1.6	2.2	mA
	Operating Current, Normal Mode, f <sub>H</sub> =12MHz (HIRC)	3V	No load, f <sub>SYS</sub> =f <sub>H</sub> /2, ADC off,	_	1.5	2.2	mA
		5V	WDT enable, LVR enable	_	2.2	3.0	mA
		3V	No load, f <sub>SYS</sub> =f <sub>H</sub> /64, ADC off,		0.7	1.2	mA
		5V	WDT enable, LVR enable	_	1.2	1.6	mA
		3V	No load, f <sub>SYS</sub> =f <sub>H</sub> /2, ADC off,	_	1.0	1.5	mA
	Operating Current,	5V	WDT enable, LVR enable	_	1.5	2.0	mA
_	Normal Mode, f <sub>H</sub> =8MHz (HIRC)	3V	No load, f <sub>SYS</sub> =f <sub>H</sub> /64, ADC off,	_	0.5	0.8	mA
		5V	WDT enable, LVR enable	_	0.8	1.1	mA
	SLEEP0 Mode Standby Current	3V	No load, all peripherals off, WDT off	Conditions  MHz  2.2  MHz  2.7  MHz  2.8  MHz  3.3  2.8  SefHIRC=8MHz, ADC off, e., LVR enable  SefLICRC=12MHz, ADC off, e., LVR enable  SefLICRC=32kHz, ADC off, e., LVR enable  SefLICRC=32kHz, ADC off, e., LVR enable  SefLICRC=32kHz, ADC off, e., LVR enable  SefLICRC=30 (SefL)  SefLICRC=16MHz, ADC off, e., LVR enable  SefLICRC=16MHz, ADC off,	0.2	0.8	μΑ
	(LIRC Off)	5V	Tre load, all periprierals on, VVB1 on	_	0.5	1.0	μΑ
	SLEEP1 Mode Standby Current	3V	No load, ADC off, WDT enable,		1.3	3.0	μΑ
	(LIRC On)	5V	LVR disable	_	5.0	10	μA
	IDLE0 Mode Standby Current	3V	No load, ADC off, WDT enable,		1.3	3.0	μA
I <sub>STB</sub>	(LIRC On)	5V	LVR disable	_	5.0	10	μA
1015		3V	No load, ADC off, WDT enable,	_	8.0	1.6	mA
		5V	f <sub>SYS</sub> =f <sub>HIRC</sub> =8MHz on	_	1.0		mA
	IDLE1 Mode Standby Current	3V	No load, ADC off, WDT enable,		1.2		mA
	(HIRC On)	5V	f <sub>SYS</sub> =f <sub>HIRC</sub> =12MHz on	_	1.5	-	mA
		3V	No load, ADC off, WDT enable,		1.6		mA
		5V	f <sub>SYS</sub> =f <sub>HIRC</sub> =16MHz on	_	2.0		mA
<u>,</u>	Input Low Voltage for I/O Ports or	5V	_		_		V
V <sub>IL</sub>	Input Pins except RES Pin	_	_	_	_		V
	Input Low Voltage for RES Pin	-	_	-	_		V
<u>,</u>	Input High Voltage for I/O Ports or	5V	_		_		V
ViH	Input Pins except RES Pin	_	_		_		V
	Input High Voltage for RES Pin	_	_	0.9V <sub>DD</sub>	—	V <sub>DD</sub>	V



Symbol	Parameter		Test Conditions	Min	Typ	Mov	Heit
Syllibol		V <sub>DD</sub>	Conditions	Min.	Тур.	Max.	Unit
1	I/O Port Sink Current	3V	V <sub>OL</sub> =0.1V <sub>DD</sub>	18	36	_	mA
loL	1/O Fort Sink Current	5V	V <sub>OL</sub> =0.1V <sub>DD</sub>	40	80	_	mA
		3V	V <sub>OH</sub> =0.9V <sub>DD</sub> , PxPS=00	-1.0	-2.0	_	mA
		5V	V <sub>OH</sub> =0.9V <sub>DD</sub> , PxPS=00	-2.0	-4.0	_	mA
		3V	V <sub>OH</sub> =0.9V <sub>DD</sub> , PxPS=01	-1.75	-3.5	_	mA
1	I/O Port. Source Current	5V	V <sub>OH</sub> =0.9V <sub>DD</sub> , PxPS=01	-3.5	-7.0	_	mA
Іон	1/O Port, Source Current	3V	V <sub>OH</sub> =0.9V <sub>DD</sub> , PxPS=10	-2.5	-5.0	_	mA
		5V	V <sub>OH</sub> =0.9V <sub>DD</sub> , PxPS=10	-5.0	-10	_	mA
		3V	V <sub>OH</sub> =0.9V <sub>DD</sub> , PxPS=11	-5.5	-11	_	mA
		5V	V <sub>OH</sub> =0.9V <sub>DD</sub> , PxPS=11	-11	-22	_	mA
D	Bull high Posistance for I/O Ports	3V	_	20	60	100	kΩ
R <sub>PH</sub>	Pull-high Resistance for I/O Ports	5V	_	10	30	50	kΩ

## **MCU A.C. Characteristics**

Ta=25°C

Symbol	Parameter		Test Conditions	Min.	Typ	May	Unit
Symbol	Parameter	<b>V</b> <sub>DD</sub>	Condition	IVIIII.	Typ.	wax.	Unit
		2.2V~ 5.5V	f <sub>SYS</sub> =f <sub>HIRC</sub> =8MHz	_	8	_	MHz
f.	System Clock (HIRC)	2.7V~ 5.5V	f <sub>SYS</sub> =f <sub>HIRC</sub> =12MHz	_	12	_	MHz
f <sub>SYS</sub>		3.3V~ 5.5V	f <sub>SYS</sub> =f <sub>HIRC</sub> =16MHz	_	16	_	MHz
	System Clock (LIRC)	2.2V~ 5.5V	f <sub>SYS</sub> =f <sub>LIRC</sub> =32kHz	_	32	_	kHz
	High Speed Internal RC Oscillator (HIRC Trim @ V <sub>DD</sub> =3V/5V, Ta=25°C)			-2%	8	+2%	MHz
		5V	Ta= -20°C to 50°C	-2%	12	+2%	MHz
				-2%	16	+2%	MHz
f <sub>HIRC</sub>		2.2V~ 5.5V		-3%	8	+3%	MHz
	(	2.7V~ 5.5V	Ta= -40°C to 85°C	-3%	12	+3%	MHz
		3.3V~ 5.5V		-3%	16	8	MHz
f <sub>LIRC</sub>	System Clock (32kHz RC Oscillator)	2.2V~ 5.5V	Ta= -40°C to 85°C	8	32	50	kHz
t <sub>TCK</sub>	xTCKn, PTPnI Input Pulse Width	_	_	0.3	_	—	μs
t <sub>RES</sub>	External Reset Low Pulse Width			10	_	_	μs
t <sub>INT</sub>	Interrupt Pulse Width	_	_	0.3	_	_	μs
teerd	EEPROM Read Time	_	_	_	2	4	tsys
t <sub>EEWR</sub>	EEPROM Write Time	_	_	_	2	6.5	ms

Rev. 1.00 July 14, 2016



Symbol	Davamatav		Test Conditions	Min.	Тур.	Max.	I Imié
Symbol	Parameter	V <sub>DD</sub>	Condition	WIIII.	Typ.	wax.	Unit
	System Start-up Timer Period (Wake-up from HALT, f <sub>SYS</sub> Off at HALT		f <sub>sys</sub> =HIRC	16	_	_	t
t <sub>SST</sub>	State, Reset Pin Reset)	_	f <sub>SYS</sub> =LIRC	2	_	_	tsys
	System Start-up Timer Period (Wake-up from HALT, f <sub>SYS</sub> on at HALT State)	_	_	2	_	_	tsys
<b>t</b> rstd	System Reset Delay Time (Power On Reset, LVR Reset, WDT S/W Reset (WDTC)	_	_	6.25	50	125	ms
	System Reset Delay Time (RES Pin Reset, WDT Normal Reset)	_	_	2.08	16.7	47.9	ms
		_	No clock debounce	2	_	_	MHz
	I <sup>2</sup> C Standard Mode (100kHz) f <sub>SYS</sub> Frequency	_	2 system clock debounce	4	_	_	MHz
fizc		_	4 system clock debounce	8	_	_	MHz
II2C		_	No clock debounce	5	_	_	MHz
	I <sup>2</sup> C Fast Mode (400kHz) f <sub>SYS</sub> Frequency	_	2 system clock debounce	10	_	_	MHz
		_	4 system clock debounce	20	_	_	MHz

Note: 1.  $t_{SYS} = 1/f_{SYS}$ 

## **ADC Electrical Characteristics**

Ta=25°C

Cumbal	Downwater		Test Conditions	B.d.:	<b>T</b>	Max.	Unit
Symbol	Parameter	V <sub>DD</sub>	Conditions	Min.	Тур.	wax.	Unit
$AV_{DD}$	A/D Converter Operating Voltage	_	_	2.7	_	5.5	V
V <sub>ADI</sub>	A/D Converter Input Voltage	_	_	0	_	AV <sub>DD</sub> /V <sub>REF</sub>	V
$V_{REF}$	A/D Converter Reference Voltage	3V		2		AVDD	V
<b>V</b> REF	AD Converter Reference voltage	5V	_		_	AVDD	\
		2.7V	., .,				
DNL	Differential Non-linearity	3V		-3	_	+3	LSB
	Integral Non-linearity	2.7V	V <sub>REF</sub> =AV <sub>DD</sub> =V <sub>DD</sub> t <sub>ADCK</sub> =0.5µs	-4	_	+4	LSB
INL		3V					
		5V	ADER 0.0µ0				
I <sub>ADC</sub>	Additional Power Consumption if	3V	No load (t <sub>ADCK</sub> =0.5µs)	_	1.0	2.0	mA
IADC	A/D Converter is used	5V	No load (t <sub>ADCK</sub> =0.5µs)	_	1.5	3.0	mA
t <sub>ADCK</sub>	A/D Converter Clock Period	2.7V~ 5.5V	_	0.5	_	10	μs
t <sub>ADC</sub>	A/D Conversion Time (Include Sample and Hold Time)	2.7~ 5.5V	12-bit ADC	16	_	20	t <sub>ADCK</sub>
t <sub>ADS</sub>	A/D Converter Sampling Time	2.7V~ 5.5V	_	_	4	_	t <sub>ADCK</sub>
t <sub>ON2ST</sub>	A/D Converter On-to-Start Time	2.7V~ 5.5V	_	4	_	_	μs

<sup>2.</sup> To maintain the accuracy of the internal HIRC oscillator frequency, a  $0.1\mu F$  decoupling capacitor should be connected between VDD and VSS and located as close to the device as possible.



## **LVR Electrical Characteristics**

Symbol	Parameter		Test Conditions	Min	Tim	May	l lmi4
		<b>V</b> <sub>DD</sub>	Conditions	Min.	Тур.	Max.	Unit
$V_{DD}$	Operating Voltage	_	_	1.9	_	5.5	V
V <sub>LVR</sub>	Low Voltage Reset Voltage	_	LVR Enable, 2.1V option	-5%	2.1	+5%	V
BUFO	Reference Output with Buffer	_	T <sub>J</sub> = +25°C@3.15V	-5%	1.04	+5%	V
t <sub>LVR</sub>	Low Voltage Width to Reset	_	_	160	320	640	μs


## **LCD Electrical Characteristics**

Cumbal	Dovometer	Test Conditions		Min.	Tim	Max.	Unit
Symbol	Parameter	V <sub>DD</sub>	Conditions	IVIII.	Тур.	Wax.	Ullit
	V <sub>DD</sub> /2 Bias Current for LCD 5V		ISEL[1:0]=00	17.5	25.0	32.5	μA
ļ.		5V	ISEL[1:0]=01	35	50	65	μΑ
IBIAS			ISEL[1:0]=10	70	100	130	μΑ
			ISEL[1:0]=11	140	200	260	μΑ
V <sub>SCOM</sub>	V <sub>DD</sub> /2 Voltage for LCD COM Port	2.2V~5.5V	No load	0.475	0.500	0.525	V <sub>DD</sub>

## **Power on Reset Electrical Characteristics**

Ta=25°C

Cymhal	Parameter		t Conditions	Min.	Тур.	Max.	Unit
Symbol			Conditions	IVIII.	тур.	IVIAX.	Oilit
V <sub>POR</sub>	V <sub>DD</sub> Start Voltage to Ensure Power-on Reset	_	_	_	_	100	mV
RRPOR	V <sub>DD</sub> Rising Rate to Ensure Power-on Reset	_	_	0.035	_	_	V/ms
t <sub>POR</sub>	Minimum Time for V <sub>DD</sub> Stays at V <sub>POR</sub> to Ensure Power-on Reset	_	_	1	_	_	ms



Rev. 1.00 12 July 14, 2016



## Two Line Type Power Line Data Transmitter D.C. Characteristics

Ta=25°C

Courselle a l	Downwoodow		Test Conditions	Min	T	Mari	I I mid
Symbol	Parameter	V <sub>DD</sub>	Conditions	Min.	Тур.	Max.	Unit
Vcc	Operating Voltage	_	_	7	_	42	V
Icc	Operating Current	_	V <sub>CC</sub> =42V, V <sub>DD</sub> No Load,	_	20	40	μA
l <sub>OFF</sub>	Offline Current	_	V <sub>cc</sub> =42V, V <sub>DD</sub> No Load, TRX=0V	_	10	20	μA
V <sub>OFF</sub>	TRX Offline Voltage	_	_	_	_	0.5	V
Von	TRX Online Voltage	_	_	4	_	_	V
V <sub>T</sub>	Threshold Voltage	_	_	_	V <sub>MARK</sub> -5.6	_	V
	Modulate Current	_	R <sub>S</sub> =100Ω	_	15	_	mA
I <sub>MC</sub>	Modulate Current	_	R <sub>S</sub> =47Ω	_	32	_	mA
VIL	Input low voltage for TX pin	5V	_	0	_	1.5	V
V <sub>IH</sub>	Input high voltage for TX pin	5V	_	3.5	_	5	V
I <sub>OL</sub>	Sink current for RX pin	5V	V <sub>OL</sub> =0.1V <sub>DD</sub>	10	20	_	mA
Іон	Source current for RX pin	5V	V <sub>OH</sub> =0.9V <sub>DD</sub>	-5	-10	_	mA
R <sub>PH</sub>	Pull-high Resistance for TX		_	-30%	50	30%	kΩ

## **LDO Characteristics**

Ta=25°C

Cumbal	Symbol Parameter		Test Conditions	Min	Tim	May	Unit
Symbol	Parameter	V <sub>DD</sub>	Conditions	Min.	Тур.	Max.	Unit
V <sub>OUT</sub>	Output Voltage	5V	V <sub>CC</sub> =7V, I <sub>LOAD=</sub> 10mA	4.85	5	5.15	V
1	Output Current		V <sub>CC</sub> =10V, ΔV <sub>OUT</sub> =-3%	60	_	_	mA
l <sub>оит</sub>	Output Current		V <sub>CC=</sub> 7V, ΔV <sub>OUT=</sub> -3%	30	_	_	mA
$\Delta V_{\text{LINE}}$	Line Regulation	_	$7V \le V_{IN} \le 42V$ , $I_{LOAD}=1mA$	_	_	0.2	%/V
TC	Temperature Coefficient	5V	Ta=-40°C ~ 85°C, V <sub>CC</sub> =7V, I <sub>LOAD</sub> =10mA	_	±0.75	±1.5	mV/°C
ΔV <sub>OUT_RIPPLE</sub>	Output Voltage Ripple	_	V <sub>CC</sub> =7V, I <sub>LOAD</sub> =10mA	_	_	40	mV
tstart	LDO Startup Time	5V	V <sub>CC</sub> =7V, I <sub>LOAD</sub> =1mA, V <sub>OUT</sub> =5V ± 3%	_	_	10	ms
loL	Sink current for VDD	_	V <sub>CC</sub> =5V, V <sub>OL</sub> =0.5V	0.8	_	_	mA



#### **LVD Characteristics**

Ta=25°C

Cumbal	Dovomotov	1	Test Conditions	Min	Tim	May	I Imié	
Symbol	Parameter		Conditions	Min.	Тур.	Max.	Unit	
V <sub>LVD</sub>	Low voltage detection voltage	_	_	5.7	6.0	6.3	V	
V <sub>HYS</sub>	Hysteresis Voltage	_	_	_	0.5	_	V	
TC	Temperature coefficient (ΔV <sub>LVD</sub> /ΔTa)	_	Ta=-40°C ~ 85°C	_	±0.9	_	mV/°C	

## **Comparator Characteristics**

Ta=25°C

Cumbal	Davamatav		Test Conditions	Min.	Tim	May	Unit
Symbol	Parameter	V <sub>DD</sub>	Conditions	iviin.	Тур.	Max.	Unit
A <sub>OL</sub>	Open loop gain	_	_	60	80	_	dB
V <sub>HYS</sub>	Hysteresis	_	_	_	0.15	_	V
t <sub>RP</sub>	Response time	_	_	_	_	5	μs

## **Constant Current Modulator Characteristics**

Ta=25°C

Svmbo	Parameter		Test Conditions		Typ.	Max.	Unit
Syllibo	raiailletei	<b>V</b> <sub>DD</sub>	V <sub>DD</sub> Conditions		iyp.	IVIAA.	Oilit
t <sub>RP</sub>	Response Time	_	No Load	_	_	5	μs

## **Functional Description**

As this device package contains multiple internal chips, for a detailed functional description, users must refer to the relevant individual datasheets for both the MCU and the power line data transceiver chip. The following table shows what devices are inside for this package.

Device	MCU	Power Line Data Transceiver
HT45F2002	HT66F0042	HT45B0005

#### **Multi-chip Internal Device**

Although most of the functional description material will be located in the individual datasheets, there are some special considerations which need to be taken into account when using multi-chip device. These points will be mentioned in the following sections

Rev. 1.00 14 July 14, 2016



#### **Multi-chip Hardware Considerations**

As the single-package-multi-chip device is composed of an individual MCU and the power line data transceiver chip, using them together requires the user to take care of some special points.

#### **Absolute Maximum Rating**

The Absolute Maximum Ratings for the two individual chips must be checked for discrepancies and the necessary care taken in device handling and usage.

#### **Power Supply and Consumption**

Examination of the block diagram will reveal that the power line data transceiver chip Ground pin, VSS, has internal connection to the MCU Ground pin, VSS. For this reason these two pins do not need to be connected externally. The single-package-multi-chip device LDO pin is the power line data transceiver chip LDO output pin, VDD, while the single-package-multi-chip device VDD pin is the MCU power supply VDD pin.

To calculate the power consumption for the device, the total operating current is the sum of the operating current for the MCU specified in the MCU datasheet and the operating current for the power line data transceiver chip listed in its datasheet. Similarly, the standby current is the sum of the two individual chip standby currents.

#### Power Down and Wake up

The MCU power-down and wake-up functions are covered in the relevant MCU datasheet. However, the power line data transceiver chip is always operating after a power-up. Therefore, no power-down issue for the power line data transceiver chip is controlled by the relevant MCU device.

#### **Unbonded MCU Pins**

Examination of the relevant MCU datasheet will reveal that not all of the MCU I/O port lines are bonded out to external pins. As a result special attention regarding initialisation procedures should be paid to these port lines. Users should ensure that these pins are setup in input states with pull high resistors or in output states with either a high or low levels to avoid additional power consumption resulting from floating input pins.

#### **Multi-chip Programming Considerations**

To use the power line data transceiver function, several important steps must be implemented to ensure that the power line data transceiver chip operates normally:

The MCU power line, VSS, is internally connected to the power line data transceiver VSS pin. For this reason, these two pins no need to be connected externally.

Other corresponding programming considerations may be covered in the MCU and power line data transceiver datasheets respectively. Refer to all information in the individual datasheet for desired applications.



#### **Instruction Set**

#### Introduction

Central to the successful operation of any microcontroller is its instruction set, which is a set of program instruction codes that directs the microcontroller to perform certain operations. In the case of Holtek microcontroller, a comprehensive and flexible set of over 60 instructions is provided to enable programmers to implement their application with the minimum of programming overheads.

For easier understanding of the various instruction codes, they have been subdivided into several functional groupings.

#### **Instruction Timing**

Most instructions are implemented within one instruction cycle. The exceptions to this are branch, call, or table read instructions where two instruction cycles are required. One instruction cycle is equal to 4 system clock cycles, therefore in the case of an 8MHz system oscillator, most instructions would be implemented within 0.5µs and branch or call instructions would be implemented within 1µs. Although instructions which require one more cycle to implement are generally limited to the JMP, CALL, RET, RETI and table read instructions, it is important to realize that any other instructions which involve manipulation of the Program Counter Low register or PCL will also take one more cycle to implement. As instructions which change the contents of the PCL will imply a direct jump to that new address, one more cycle will be required. Examples of such instructions would be "CLR PCL" or "MOV PCL, A". For the case of skip instructions, it must be noted that if the result of the comparison involves a skip operation then this will also take one more cycle, if no skip is involved then only one cycle is required.

#### **Moving and Transferring Data**

The transfer of data within the microcontroller program is one of the most frequently used operations. Making use of several kinds of MOV instructions, data can be transferred from registers to the Accumulator and vice-versa as well as being able to move specific immediate data directly into the Accumulator. One of the most important data transfer applications is to receive data from the input ports and transfer data to the output ports.

#### **Arithmetic Operations**

The ability to perform certain arithmetic operations and data manipulation is a necessary feature of most microcontroller applications. Within the Holtek microcontroller instruction set are a range of add and subtract instruction mnemonics to enable the necessary arithmetic to be carried out. Care must be taken to ensure correct handling of carry and borrow data when results exceed 255 for addition and less than 0 for subtraction. The increment and decrement instructions such as INC, INCA, DEC and DECA provide a simple means of increasing or decreasing by a value of one of the values in the destination specified.

Rev. 1.00 16 July 14, 2016



#### **Logical and Rotate Operation**

The standard logical operations such as AND, OR, XOR and CPL all have their own instruction within the Holtek microcontroller instruction set. As with the case of most instructions involving data manipulation, data must pass through the Accumulator which may involve additional programming steps. In all logical data operations, the zero flag may be set if the result of the operation is zero. Another form of logical data manipulation comes from the rotate instructions such as RR, RL, RRC and RLC which provide a simple means of rotating one bit right or left. Different rotate instructions exist depending on program requirements. Rotate instructions are useful for serial port programming applications where data can be rotated from an internal register into the Carry bit from where it can be examined and the necessary serial bit set high or low. Another application which rotate data operations are used is to implement multiplication and division calculations.

#### **Branches and Control Transfer**

Program branching takes the form of either jumps to specified locations using the JMP instruction or to a subroutine using the CALL instruction. They differ in the sense that in the case of a subroutine call, the program must return to the instruction immediately when the subroutine has been carried out. This is done by placing a return instruction "RET" in the subroutine which will cause the program to jump back to the address right after the CALL instruction. In the case of a JMP instruction, the program simply jumps to the desired location. There is no requirement to jump back to the original jumping off point as in the case of the CALL instruction. One special and extremely useful set of branch instructions are the conditional branches. Here a decision is first made regarding the condition of a certain data memory or individual bits. Depending upon the conditions, the program will continue with the next instruction or skip over it and jump to the following instruction. These instructions are the key to decision making and branching within the program perhaps determined by the condition of certain input switches or by the condition of internal data bits.

#### **Bit Operations**

The ability to provide single bit operations on Data Memory is an extremely flexible feature of all Holtek microcontrollers. This feature is especially useful for output port bit programming where individual bits or port pins can be directly set high or low using either the "SET [m].i" or "CLR [m].i" instructions respectively. The feature removes the need for programmers to first read the 8-bit output port, manipulate the input data to ensure that other bits are not changed and then output the port with the correct new data. This read-modify-write process is taken care of automatically when these bit operation instructions are used.

#### **Table Read Operations**

Data storage is normally implemented by using registers. However, when working with large amounts of fixed data, the volume involved often makes it inconvenient to store the fixed data in the Data Memory. To overcome this problem, Holtek microcontrollers allow an area of Program Memory to be setup as a table where data can be directly stored. A set of easy to use instructions provides the means by which this fixed data can be referenced and retrieved from the Program Memory.

#### Other Operations

In addition to the above functional instructions, a range of other instructions also exist such as the "HALT" instruction for Power-down operations and instructions to control the operation of the Watchdog Timer for reliable program operations under extreme electric or electromagnetic environments. For their relevant operations, refer to the functional related sections.



## **Instruction Set Summary**

The following table depicts a summary of the instruction set categorised according to function and can be consulted as a basic instruction reference using the following listed conventions.

#### **Table Conventions**

x: Bits immediate data

m: Data Memory address

A: Accumulator

i: 0~7 number of bits

addr: Program memory address

Mnemonic	Description	Cycles	Flag Affected
Arithmetic			
ADD A,[m]	Add Data Memory to ACC	1	Z, C, AC, OV
ADDM A,[m]	Add ACC to Data Memory	1 Note	Z, C, AC, OV
ADD A,x	Add immediate data to ACC	1	Z, C, AC, OV
ADC A,[m]	Add Data Memory to ACC with Carry	1	Z, C, AC, OV
ADCM A,[m]	Add ACC to Data memory with Carry	1 Note	Z, C, AC, OV
SUB A,x	Subtract immediate data from the ACC	1	Z, C, AC, OV
SUB A,[m]	Subtract Data Memory from ACC	1	Z, C, AC, OV
SUBM A,[m]	Subtract Data Memory from ACC with result in Data Memory	1 Note	Z, C, AC, OV
SBC A,[m]	Subtract Data Memory from ACC with Carry	1	Z, C, AC, OV
SBCM A,[m]	Subtract Data Memory from ACC with Carry, result in Data Memory	1 Note	Z, C, AC, OV
DAA [m]	Decimal adjust ACC for Addition with result in Data Memory	1 Note	С
Logic Operation			
AND A,[m]	Logical AND Data Memory to ACC	1	Z
OR A,[m]	Logical OR Data Memory to ACC	1	Z
XOR A,[m]	Logical XOR Data Memory to ACC	1	Z
ANDM A,[m]	Logical AND ACC to Data Memory	1 Note	Z
ORM A,[m]	Logical OR ACC to Data Memory	1 Note	Z
XORM A,[m]	Logical XOR ACC to Data Memory	1 Note	Z
AND A,x	Logical AND immediate Data to ACC	1	Z
OR A,x	Logical OR immediate Data to ACC	1	Z
XOR A,x	Logical XOR immediate Data to ACC	1	Z
CPL [m]	Complement Data Memory	1 <sup>Note</sup>	Z
CPLA [m]	Complement Data Memory with result in ACC	1	Z
Increment & Deci	rement		
INCA [m]	Increment Data Memory with result in ACC	1	Z
INC [m]	Increment Data Memory	1 Note	Z
DECA [m]	Decrement Data Memory with result in ACC	1	Z
DEC [m]	Decrement Data Memory	1 Note	Z
Rotate			
RRA [m]	Rotate Data Memory right with result in ACC	1	None
RR [m]	Rotate Data Memory right	1 Note	None
RRCA [m]	Rotate Data Memory right through Carry with result in ACC	1	С
RRC [m]	Rotate Data Memory right through Carry	1 Note	С
RLA [m]	Rotate Data Memory left with result in ACC	1	None
RL [m]	Rotate Data Memory left	1 Note	None
RLCA [m]	Rotate Data Memory left through Carry with result in ACC	1	С
RLC [m]	Rotate Data Memory left through Carry	1 <sup>Note</sup>	С

Rev. 1.00 18 July 14, 2016



Mnemonic	Description	Cycles	Flag Affected
Data Move			
MOV A,[m]	Move Data Memory to ACC	1	None
MOV [m],A	Move ACC to Data Memory	1 <sup>Note</sup>	None
MOV A,x	Move immediate data to ACC	1	None
Bit Operation			
CLR [m].i	Clear bit of Data Memory	1 Note	None
SET [m].i	Set bit of Data Memory	1 Note	None
Branch Operatio	n	,	
JMP addr	Jump unconditionally	2	None
SZ [m]	Skip if Data Memory is zero	1 Note	None
SZA [m]	Skip if Data Memory is zero with data movement to ACC	1 Note	None
SZ [m].i	Skip if bit i of Data Memory is zero	1 Note	None
SNZ [m].i	Skip if bit i of Data Memory is not zero	1 <sup>Note</sup>	None
SIZ [m]	Skip if increment Data Memory is zero	1 Note	None
SDZ [m]	Skip if decrement Data Memory is zero	1 <sup>Note</sup>	None
SIZA [m]	Skip if increment Data Memory is zero with result in ACC	1 <sup>Note</sup>	None
SDZA [m]	Skip if decrement Data Memory is zero with result in ACC	1 <sup>Note</sup>	None
CALL addr	Subroutine call	2	None
RET	Return from subroutine	2	None
RET A,x	Return from subroutine and load immediate data to ACC	2	None
RETI	Return from interrupt	2	None
Table Read Oper	ation		
TABRD [m]	Read table (specific page) to TBLH and Data Memory	2 <sup>Note</sup>	None
TABRDC [m]	Read table (current page) to TBLH and Data Memory	2 <sup>Note</sup>	None
TABRDL [m]	Read table (last page) to TBLH and Data Memory	2 <sup>Note</sup>	None
Miscellaneous			
NOP	No operation	1	None
CLR [m]	Clear Data Memory	1 Note	None
SET [m]	Set Data Memory	1 Note	None
CLR WDT	Clear Watchdog Timer	1	TO, PDF
CLR WDT1	Pre-clear Watchdog Timer	1	TO, PDF
CLR WDT2	Pre-clear Watchdog Timer	1	TO, PDF
SWAP [m]	Swap nibbles of Data Memory	1 <sup>Note</sup>	None
SWAPA [m]	Swap nibbles of Data Memory with result in ACC	1	None
HALT	Enter power down mode	1	TO, PDF

- Note: 1. For skip instructions, if the result of the comparison involves a skip then two cycles are required, if no skip takes place only one cycle is required.
  - 2. Any instruction which changes the contents of the PCL will also require 2 cycles for execution.
  - 3. For the "CLR WDT1" and "CLR WDT2" instructions the TO and PDF flags may be affected by the execution status. The TO and PDF flags are cleared after both "CLR WDT1" and "CLR WDT2" instructions are consecutively executed. Otherwise the TO and PDF flags remain unchanged.



#### **Instruction Definition**

ADC A,[m] Add Data Memory to ACC with Carry

Description The contents of the specified Data Memory, Accumulator and the carry flag are added.

The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC + [m] + C$ 

Affected flag(s) OV, Z, AC, C

ADCM A,[m] Add ACC to Data Memory with Carry

Description The contents of the specified Data Memory, Accumulator and the carry flag are added.

The result is stored in the specified Data Memory.

Operation  $[m] \leftarrow ACC + [m] + C$ 

Affected flag(s) OV, Z, AC, C

ADD A,[m] Add Data Memory to ACC

Description The contents of the specified Data Memory and the Accumulator are added.

The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC + [m]$ Affected flag(s) OV, Z, AC, C

**ADD A,x** Add immediate data to ACC

Description The contents of the Accumulator and the specified immediate data are added.

The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC + x$ Affected flag(s) OV, Z, AC, C

**ADDM A,[m]** Add ACC to Data Memory

Description The contents of the specified Data Memory and the Accumulator are added.

The result is stored in the specified Data Memory.

Operation  $[m] \leftarrow ACC + [m]$ Affected flag(s) OV, Z, AC, C

AND A,[m] Logical AND Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise logical AND

operation. The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC "AND" [m]$ 

Affected flag(s) Z

AND A,x Logical AND immediate data to ACC

Description Data in the Accumulator and the specified immediate data perform a bit wise logical AND

operation. The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC$  "AND" x

Affected flag(s) Z

ANDM A,[m] Logical AND ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical AND

operation. The result is stored in the Data Memory.

Operation  $[m] \leftarrow ACC "AND" [m]$ 

Affected flag(s) Z



**CALL addr** Subroutine call

Description Unconditionally calls a subroutine at the specified address. The Program Counter then

increments by 1 to obtain the address of the next instruction which is then pushed onto the stack. The specified address is then loaded and the program continues execution from this new address. As this instruction requires an additional operation, it is a two cycle instruction.

Operation Stack  $\leftarrow$  Program Counter + 1

Program Counter  $\leftarrow$  addr

Affected flag(s) None

**CLR [m]** Clear Data Memory

Description Each bit of the specified Data Memory is cleared to 0.

Operation  $[m] \leftarrow 00H$ Affected flag(s) None

**CLR [m].i** Clear bit of Data Memory

Description Bit i of the specified Data Memory is cleared to 0.

Operation [m].i  $\leftarrow$  0 Affected flag(s) None

**CLR WDT** Clear Watchdog Timer

Description The TO, PDF flags and the WDT are all cleared.

Operation WDT cleared

 $TO \leftarrow 0$  $PDF \leftarrow 0$ 

Affected flag(s) TO, PDF

**CLR WDT1** Pre-clear Watchdog Timer

Description The TO, PDF flags and the WDT are all cleared. Note that this instruction works in

conjunction with CLR WDT2 and must be executed alternately with CLR WDT2 to have effect. Repetitively executing this instruction without alternately executing CLR WDT2 will

have no effect.

Operation WDT cleared

 $TO \leftarrow 0$ 

 $PDF \leftarrow 0$ 

Affected flag(s) TO, PDF

**CLR WDT2** Pre-clear Watchdog Timer

Description The TO, PDF flags and the WDT are all cleared. Note that this instruction works in conjunction

with CLR WDT1 and must be executed alternately with CLR WDT1 to have effect.

Repetitively executing this instruction without alternately executing CLR WDT1 will have no

effect.

Operation WDT cleared

 $TO \leftarrow 0$ <br/>PDF \leftleftharpoonup 0

Affected flag(s) TO, PDF

**CPL [m]** Complement Data Memory

Description Each bit of the specified Data Memory is logically complemented (1's complement). Bits which

previously contained a 1 are changed to 0 and vice versa.

Operation  $[m] \leftarrow \overline{[m]}$ 

Affected flag(s) Z



CPLA [m] Complement Data Memory with result in ACC

Description Each bit of the specified Data Memory is logically complemented (1's complement). Bits which

previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in

the Accumulator and the contents of the Data Memory remain unchanged.

Operation  $ACC \leftarrow [m]$ 

Affected flag(s) Z

**DAA [m]** Decimal-Adjust ACC for addition with result in Data Memory

Description Convert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value

resulting from the previous addition of two BCD variables. If the low nibble is greater than 9 or if AC flag is set, then a value of 6 will be added to the low nibble. Otherwise the low nibble remains unchanged. If the high nibble is greater than 9 or if the C flag is set, then a value of 6 will be added to the high nibble. Essentially, the decimal conversion is performed by adding 00H, 06H, 60H or 66H depending on the Accumulator and flag conditions. Only the C flag may be affected by this instruction which indicates that if the original BCD sum is greater than

100, it allows multiple precision decimal addition.

Operation  $[m] \leftarrow ACC + 00H \text{ or}$ 

 $[m] \leftarrow ACC + 06H \text{ or}$   $[m] \leftarrow ACC + 60H \text{ or}$  $[m] \leftarrow ACC + 66H$ 

Affected flag(s) C

**DEC [m]** Decrement Data Memory

Description Data in the specified Data Memory is decremented by 1.

Operation  $[m] \leftarrow [m] - 1$ 

Affected flag(s) Z

**DECA [m]** Decrement Data Memory with result in ACC

Description Data in the specified Data Memory is decremented by 1. The result is stored in the

Accumulator. The contents of the Data Memory remain unchanged.

Operation  $ACC \leftarrow [m] - 1$ 

Affected flag(s) Z

**HALT** Enter power down mode

Description This instruction stops the program execution and turns off the system clock. The contents of

the Data Memory and registers are retained. The WDT and prescaler are cleared. The power

down flag PDF is set and the WDT time-out flag TO is cleared.

Operation  $TO \leftarrow 0$ 

PDF  $\leftarrow 1$ 

Affected flag(s) TO, PDF

INC [m] Increment Data Memory

Description Data in the specified Data Memory is incremented by 1.

Operation  $[m] \leftarrow [m] + 1$ 

Affected flag(s) Z

**INCA [m]** Increment Data Memory with result in ACC

Description Data in the specified Data Memory is incremented by 1. The result is stored in the Accumulator.

The contents of the Data Memory remain unchanged.

Operation  $ACC \leftarrow [m] + 1$ 

Affected flag(s) Z



JMP addr Jump unconditionally

Description The contents of the Program Counter are replaced with the specified address. Program

execution then continues from this new address. As this requires the insertion of a dummy

instruction while the new address is loaded, it is a two cycle instruction.

Operation Program Counter ← addr

Affected flag(s) None

**MOV A,[m]** Move Data Memory to ACC

Description The contents of the specified Data Memory are copied to the Accumulator.

 $\begin{array}{ll} \text{Operation} & \quad & \text{ACC} \leftarrow [m] \\ \text{Affected flag(s)} & \quad & \text{None} \\ \end{array}$ 

**MOV A,x** Move immediate data to ACC

Description The immediate data specified is loaded into the Accumulator.

Operation  $ACC \leftarrow x$ Affected flag(s) None

**MOV [m],A** Move ACC to Data Memory

Description The contents of the Accumulator are copied to the specified Data Memory.

Operation  $[m] \leftarrow ACC$ Affected flag(s) None

**NOP** No operation

Description No operation is performed. Execution continues with the next instruction.

Operation No operation
Affected flag(s) None

OR A,[m] Logical OR Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise

logical OR operation. The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC "OR" [m]$ 

Affected flag(s) Z

**OR A,x** Logical OR immediate data to ACC

Description Data in the Accumulator and the specified immediate data perform a bitwise logical OR

operation. The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC "OR" x$ 

Affected flag(s) Z

**ORM A,[m]** Logical OR ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical OR

operation. The result is stored in the Data Memory.

Operation  $[m] \leftarrow ACC "OR" [m]$ 

Affected flag(s) Z

**RET** Return from subroutine

Description The Program Counter is restored from the stack. Program execution continues at the restored

address.

Operation Program Counter ← Stack





**RET A,x** Return from subroutine and load immediate data to ACC

Description The Program Counter is restored from the stack and the Accumulator loaded with the specified

immediate data. Program execution continues at the restored address.

Operation Program Counter ← Stack

 $ACC \leftarrow x$ 

Affected flag(s) None

**RETI** Return from interrupt

Description The Program Counter is restored from the stack and the interrupts are re-enabled by setting the

EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the RETI instruction is executed, the pending Interrupt routine will be processed before returning

to the main program.

Operation Program Counter ← Stack

 $EMI \leftarrow 1$ 

Affected flag(s) None

**RL [m]** Rotate Data Memory left

Description The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0.

Operation  $[m].(i+1) \leftarrow [m].i; (i=0\sim6)$ 

 $[m].0 \leftarrow [m].7$ 

Affected flag(s) None

**RLA [m]** Rotate Data Memory left with result in ACC

Description The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0.

The rotated result is stored in the Accumulator and the contents of the Data Memory remain

unchanged.

Operation ACC.(i+1)  $\leftarrow$  [m].i; (i=0 $\sim$ 6)

 $ACC.0 \leftarrow [m].7$ 

Affected flag(s) None

**RLC [m]** Rotate Data Memory left through Carry

Description The contents of the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7

replaces the Carry bit and the original carry flag is rotated into bit 0.

Operation [m].(i+1)  $\leftarrow$  [m].i; (i=0 $\sim$ 6)

 $[m].0 \leftarrow C$ 

 $C \leftarrow [m].7$ 

Affected flag(s) C

**RLCA [m]** Rotate Data Memory left through Carry with result in ACC

Description Data in the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces the

Carry bit and the original carry flag is rotated into the bit 0. The rotated result is stored in the

Accumulator and the contents of the Data Memory remain unchanged.

Operation  $ACC.(i+1) \leftarrow [m].i; (i=0\sim6)$ 

 $ACC.0 \leftarrow C$ 

 $C \leftarrow [m].7$ 

Affected flag(s) C

**RR [m]** Rotate Data Memory right

Description The contents of the specified Data Memory are rotated right by 1 bit with bit 0 rotated into bit 7.

Operation  $[m].i \leftarrow [m].(i+1); (i=0\sim6)$ 

 $[m].7 \leftarrow [m].0$ 



**RRA** [m] Rotate Data Memory right with result in ACC

Description Data in the specified Data Memory is rotated right by 1 bit with bit 0

rotated into bit 7. The rotated result is stored in the Accumulator and the contents of the

Data Memory remain unchanged.

Operation ACC.i  $\leftarrow$  [m].(i+1); (i=0 $\sim$ 6)

 $ACC.7 \leftarrow [m].0$ 

Affected flag(s) None

**RRC [m]** Rotate Data Memory right through Carry

Description The contents of the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0

replaces the Carry bit and the original carry flag is rotated into bit 7.

Operation  $[m].i \leftarrow [m].(i+1); (i=0\sim6)$ 

 $[m].7 \leftarrow C$ 

 $C \leftarrow [m].0$ 

Affected flag(s) C

**RRCA [m]** Rotate Data Memory right through Carry with result in ACC

Description Data in the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 replaces

the Carry bit and the original carry flag is rotated into bit 7. The rotated result is stored in the

Accumulator and the contents of the Data Memory remain unchanged.

Operation ACC.i  $\leftarrow$  [m].(i+1); (i=0 $\sim$ 6)

 $ACC.7 \leftarrow C$ 

 $C \leftarrow [m].0$ 

Affected flag(s) C

SBC A,[m] Subtract Data Memory from ACC with Carry

Description The contents of the specified Data Memory and the complement of the carry flag are

subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is

positive or zero, the C flag will be set to 1.

Operation  $ACC \leftarrow ACC - [m] - C$ 

Affected flag(s) OV, Z, AC, C

**SBCM A,[m]** Subtract Data Memory from ACC with Carry and result in Data Memory

Description The contents of the specified Data Memory and the complement of the carry flag are

subtracted from the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is

positive or zero, the C flag will be set to 1.

Operation  $[m] \leftarrow ACC - [m] - C$ 

Affected flag(s) OV, Z, AC, C

**SDZ [m]** Skip if decrement Data Memory is 0

Description The contents of the specified Data Memory are first decremented by 1. If the result is 0 the

following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program

proceeds with the following instruction.

Operation  $[m] \leftarrow [m] - 1$ 

Skip if [m]=0





**SDZA [m]** Skip if decrement Data Memory is zero with result in ACC

Description The contents of the specified Data Memory are first decremented by 1. If the result is 0, the

following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy

instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0,

the program proceeds with the following instruction.

Operation  $ACC \leftarrow [m] - 1$ 

Skip if ACC=0

Affected flag(s) None

**SET [m]** Set Data Memory

Description Each bit of the specified Data Memory is set to 1.

Operation  $[m] \leftarrow FFH$ Affected flag(s) None

**SET [m].i** Set bit of Data Memory

Description Bit i of the specified Data Memory is set to 1.

Operation [m].i  $\leftarrow$  1 Affected flag(s) None

**SIZ [m]** Skip if increment Data Memory is 0

Description The contents of the specified Data Memory are first incremented by 1. If the result is 0, the

following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program

proceeds with the following instruction.

Operation  $[m] \leftarrow [m] + 1$ 

Skip if [m]=0

Affected flag(s) None

SIZA [m] Skip if increment Data Memory is zero with result in ACC

Description The contents of the specified Data Memory are first incremented by 1. If the result is 0, the

following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy

instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not

0 the program proceeds with the following instruction.

Operation  $ACC \leftarrow [m] + 1$ 

Skip if ACC=0

Affected flag(s) None

**SNZ** [m].i Skip if bit i of Data Memory is not 0

Description If bit i of the specified Data Memory is not 0, the following instruction is skipped. As this

requires the insertion of a dummy instruction while the next instruction is fetched, it is a two

cycle instruction. If the result is 0 the program proceeds with the following instruction.

Operation Skip if [m]. $i \neq 0$ 

Affected flag(s) None

SUB A,[m] Subtract Data Memory from ACC

Description The specified Data Memory is subtracted from the contents of the Accumulator. The result is

stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be

cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.

Operation  $ACC \leftarrow ACC - [m]$ 

Affected flag(s) OV, Z, AC, C



**SUBM A,[m]** Subtract Data Memory from ACC with result in Data Memory

Description The specified Data Memory is subtracted from the contents of the Accumulator. The result is

stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be

cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.

 $\begin{array}{ll} \text{Operation} & & [m] \leftarrow ACC - [m] \\ \text{Affected flag(s)} & & \text{OV, Z, AC, C} \end{array}$ 

**SUB A,x** Subtract immediate data from ACC

Description The immediate data specified by the code is subtracted from the contents of the Accumulator.

The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.

Operation  $ACC \leftarrow ACC - x$ Affected flag(s) OV, Z, AC, C

**SWAP [m]** Swap nibbles of Data Memory

Description The low-order and high-order nibbles of the specified Data Memory are interchanged.

Operation  $[m].3\sim[m].0 \leftrightarrow [m].7\sim[m].4$ 

Affected flag(s) None

**SWAPA [m]** Swap nibbles of Data Memory with result in ACC

Description The low-order and high-order nibbles of the specified Data Memory are interchanged. The

result is stored in the Accumulator. The contents of the Data Memory remain unchanged.

Operation  $ACC.3 \sim ACC.0 \leftarrow [m].7 \sim [m].4$ 

 $ACC.7 \sim ACC.4 \leftarrow [m].3 \sim [m].0$ 

Affected flag(s) None

**SZ [m]** Skip if Data Memory is 0

Description If the contents of the specified Data Memory is 0, the following instruction is skipped. As this

requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.

Operation Skip if [m]=0

Affected flag(s) None

**SZA [m]** Skip if Data Memory is 0 with data movement to ACC

Description The contents of the specified Data Memory are copied to the Accumulator. If the value is zero,

the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the

program proceeds with the following instruction.

Operation  $ACC \leftarrow [m]$ 

Skip if [m]=0

Affected flag(s) None

**SZ [m].i** Skip if bit i of Data Memory is 0

Description If bit i of the specified Data Memory is 0, the following instruction is skipped. As this requires

the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle

instruction. If the result is not 0, the program proceeds with the following instruction.

Operation Skip if [m].i=0





**TABRD [m]** Read table (specific page) to TBLH and Data Memory

Description The low byte of the program code (specific page) addressed by the table pointer pair

(TBHP and TBLP) is moved to the specified Data Memory and the high byte moved to TBLH.

Operation  $[m] \leftarrow program code (low byte)$ 

 $TBLH \leftarrow program code (high byte)$ 

Affected flag(s) None

**TABRDC [m]** Read table (current page) to TBLH and Data Memory

Description The low byte of the program code (current page) addressed by the table pointer (TBLP) is

moved to the specified Data Memory and the high byte moved to TBLH.

Operation  $[m] \leftarrow \text{program code (low byte)}$ 

TBLH ← program code (high byte)

Affected flag(s) None

**TABRDL [m]** Read table (last page) to TBLH and Data Memory

Description The low byte of the program code (last page) addressed by the table pointer (TBLP) is moved

to the specified Data Memory and the high byte moved to TBLH.

Operation  $[m] \leftarrow program code (low byte)$ 

TBLH ← program code (high byte)

Affected flag(s) None

**XOR A,[m]** Logical XOR Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise logical XOR

operation. The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC "XOR" [m]$ 

Affected flag(s) Z

**XORM A,[m]** Logical XOR ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical XOR

operation. The result is stored in the Data Memory.

Operation  $[m] \leftarrow ACC "XOR" [m]$ 

Affected flag(s) Z

**XOR A,x** Logical XOR immediate data to ACC

Description Data in the Accumulator and the specified immediate data perform a bitwise logical XOR

operation. The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC "XOR" x$ 

Affected flag(s) Z

Rev. 1.00 28 July 14, 2016



## **Package Information**


Note that the package information provided here is for consultation purposes only. As this information may be updated at regular intervals users are reminded to consult the <u>Holtek website</u> for the latest version of the <u>Package/Carton Information</u>.


Additional supplementary information with regard to packaging is listed below. Click on the relevant section to be transferred to the relevant website page.

- Package Information (include Outline Dimensions, Product Tape and Reel Specifications)
- The Operation Instruction of Packing Materials
- · Carton information



## 20-pin SSOP (150mil) Outline Dimensions







Cumbal		Dimensions in inch	
Symbol	Min.	Nom.	Max.
A	_	0.236 BSC	_
В	_	0.154 BSC	_
С	0.008	_	0.012
C,	_	0.341 BSC	_
D	_	_	0.069
E	_	0.025 BSC	_
F	0.004	_	0.0098
G	0.016	_	0.05
Н	0.004	_	0.01
α	0°	_	8°

Cymhal		Dimensions in mm	
Symbol	Min.	Nom.	Max.
A	_	6.000 BSC	_
В	_	3.900 BSC	_
С	0.20	_	0.30
C'	_	8.660 BSC	_
D	_	_	1.75
E	_	0.635 BSC	_
F	0.10	_	0.25
G	0.41	_	1.27
Н	0.10	_	0.25
α	0°	_	8°

Rev. 1.00 July 14, 2016



Copyright<sup>©</sup> 2016 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.