

HT36F6 Music Synthesizer 8-Bit MCU<sup>eet4U.com</sup>

# **Technical Document**

- Tools Information
- FAQs
- Application Note

## Features

- Operating voltage: 2.4V~5.0V
- Operating frequency: X'tal: 6MHz~8MHz R<sub>OSC</sub>: typ. 6MHz
- Built-in 64K×16-bit (1M-bit) ROM for program/data shared
- Built-in 8 bit MCU with 208×8 bits RAM
- Two 8 bit programmable timer with 8 stage prescaler
- 20 bidirectional I/O lines
- Four polyphonic synthesizer
- Stereo 16-bit DAC


- Oscillation modes: XTAL/RCOSC
- Low voltage reset
- · Eight-level subroutine nesting
- Watchdog timer
- Supports 8-bit table read instruction (TBLP)
- HALT function and wake-up feature reduce power consumption
- Bit manipulation instructions
- 63 powerful instructions
- All instructions in 1 or 2 machine cycles
- 20/32-pin SOP package

# **General Description**

The HT36F6 is an 8-bit high performance RISC architecture microcontroller specifically designed for various music applications. It provides an 8-bit MCU and a 4-channel Wavetable synthesizer. It has a built-in 8-bit

# **Block Diagram**

microprocessor which controls the synthesizer to generate the melody by setting the special register. A HALT feature is provided to reduce power consumption.





www.DataSheet4U.com

# **Pin Assignment**


		PB3 🗖 1	32 🗖 PB4
		PB2 🗖 2	31 🗖 PB5
		PB1 🗖 3	30 🗆 PB6
		РВ0 🗖 4	29 🗆 РВ7
		RCH 🗖 5	28 🗆 PA7
	· · · · · ·	LCH 🗖 6	27 🗖 PA6
PB0 1	20 🗆 РВ7		26 🗆 PA5
RCH 2	19 🗆 PA7	VSSA 🗖 8	25 🗆 PA4
VDDA 🗖 3	18 🗖 PA6	OSC2 □ 9	24 🗆 PA3
VSSA 🗆 4	17 🗖 PA5	OSC1 ☐ 10	23 🗆 PA2
OSC2 5	16 🗆 PA4	VSS 🗖 11	<sup>22</sup> PA1
OSC1 C 6	15 🗖 PA3		21 🗆 PA0
VSS 🗆 7	14 🗆 PA2		20 PC0
	13 🗆 PA1	NC 🗖 14	19 🗆 PC1
RES 🗆 9	12 🗆 PA0	NC 🗖 15	18 🗆 PC2
NC 🗖 10	11 🗆 PC0	NC 🗖 16	17 🗆 PC3
НТЗ	36F6	HT36	F6
- 20 S	SOP-A	- 32 SO	P-A

Г

 $\overline{\mathbf{U}}$ 

L --- .

# Pad Assignment



\* The IC substrate should be connected to VSS in the PCB layout artwork.



# **Pad Coordinates**

www.DataSheet4U.com Unit: μm

Pad No.	Х	Y	Pad No.	х	Y
1	-988.650	1160.250	16	1027.050	-1056.650
2	-988.650	1047.250	17	1027.050	-945.550
3	-988.650	934.800	18	1027.050	-845.550
4	-988.650	786.150	19	1010.150	1156.650
5	-1027.075	127.300	20	910.150	1156.650
6	-1027.050	-550.500	21	799.550	1156.650
7	-1027.050	-655.900	22	699.550	1156.650
8	-1006.750	-768.100	23	588.950	1156.650
9	285.550	-1156.650	24	488.950	1156.650
10	387.350	-1156.650	25	378.350	1156.650
11	497.950	-1156.650	26	278.350	1156.650
12	597.950	-1156.650	27	167.750	1156.650
13	708.550	-1156.650	28	67.750	1156.650
14	808.550	-1156.650	29	-42.850	1156.650
15	1027.050	-1156.650			

## **Pad Description**

Pad No.	Pad Name	I/O	Internal Connection	Function
8, 7	VDD, VSS			Digital power supply, ground
3,4	VDDA, VSSA			DAC power supply
14~21	PA0~PA7	I/O	Wake-up, Pull-high or None	Bidirectional 8-bit I/O port, wake-up by mask option
29~22	PB0~PB7	I/O	Pull-high or None	Bidirectional 8-bit I/O port
13~10	PC0~PC3	I/O	Pull-high or None	Bidirectional 4-bit I/O port
9	RESET	I		Reset input, active low
6	OSC1	Ι	X'tal/Resistor	XIN for X'tal or ROSCIN for resistor by mask option
5	OSC2	0		XOUT or T1
1	RCH	0		DAC output R channel
2	LCH	0		DAC output L channel

Note: In the form pin number value is for the 32 SOP type MCU.

# **Absolute Maximum Ratings**

Supply VoltageV_SS-0.3V to V_SS+5.5V	Storage Temperature50°C to 125°C
Input VoltageV_SS-0.3V to V_DD+0.3V	Operating Temperature25°C to 70°C

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.



# **Electrical Characteristics**

www.DataSheet4U.com Ta=25°C

Symbol	Parameter		Test Conditions	Min.	Turn	Max.	Unit	
Symbol	Parameter	V <sub>DD</sub>	Conditions	wiin.	Тур.	wax.	Unit	
V <sub>DD</sub>	Operating Voltage	_		2.4	4.5	5	V	
		3V		_	2	8		
IDD	Operating Current	4.5V	No load (OSC= 6MHz)		8	10	mA	
		3V			1	_		
ISTB	Standby Current	4.5V	·		1	3	μA	
		3V		F				
Іон	Flag Source Current	4.5V		5		_	mA	
Le.	Elag Sink Current	3V		5			mA	
IOL	Flag Sink Current	4.5V		5		_	ША	
VIH	Input High Voltage for I/O Ports	_		$0.8V_{DD}$		V <sub>DD</sub>	V	
V <sub>IL</sub>	Input Low Voltage for I/O Ports			0		$0.2V_{DD}$	V	



#### www.DataSheet4U.com

## **Function Description**

### **Execution Flow**

The system clock for the HT36F6 is derived from either a crystal or an RC oscillator. The oscillator frequency divided by 2 is the system clock for the MCU and it is internally divided into four non-overlapping clocks. One instruction cycle consists of four system clock cycles.

Instruction fetching and execution are pipelined in such a way that a fetch takes one instruction cycle while decoding and execution takes the next instruction cycle. However, the pipelining scheme causes each instruction to effectively execute in one cycle. If an instruction changes the program counter, two cycles are required to complete the instruction.

#### **Program Counter – PC**

The 13-bit program counter (PC) controls the sequence in which the instructions stored in program ROM are executed and its contents specify a maximum of 8192 addresses for each bank.

After accessing a program memory word to fetch an instruction code, the contents of the program counter are incremented by one. The program counter then points to the memory word containing the next instruction code. When executing a jump instruction, conditional skip execution, loading PCL register, subroutine call, initial reset, internal interrupt, external interrupt or return from subroutine, the PC manipulates the program transfer by loading the address corresponding to each instruction.


The conditional skip is activated by instruction. Once the condition is met, the next instruction, fetched during the current instruction execution, is discarded and a dummy cycle replaces it to retrieve the proper instruction. Otherwise proceed with the next instruction.

The lower byte of the program counter (PCL) is a readable and writeable register (06H). Moving data into the PCL performs a short jump. The destination will be within 256 locations.

Once a control transfer takes place, an additional dummy cycle is required.

#### **Program ROM**

HT36F6 provides 17 address lines WA16~WA0 to read the Program ROM which is up to 1M bits, and is commonly used for the wavetable voice codes and the program memory. It provides two address types, one type is for program ROM, which is addressed by a bank pointer PF2~PF0 and a 13-bit program counter PC12~PC0;



## **Execution Flow**

Mode							Pro	gram	Cou	nter						
Mode	*15	*14	*13	*12	*11	*10	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
Initial Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Timer/Event Counter 0 Overflow	PF2	PF1	PF0	0	0	0	0	0	0	0	0	0	1	0	0	0
Timer/Event Counter 1 Overflow	PF2	PF1	PF0	0	0	0	0	0	0	0	0	0	1	1	0	0
Skip							Prog	ram (	Count	er+2						
Loading PCL	PF2	PF1	PF0	*12	*11	*10	*9	*8	@7	@6	@5	@4	@3	@2	@1	@0
Jump, Call Branch	PF2	PF1	PF0	#12	#11	#10	#9	#8	#7	#6	#5	#4	#3	#2	#1	#0
Return From Subroutine	PF2	PF1	PF0	S12	S11	S10	S9	S8	S7	S6	S5	S4	S3	S2	S1	S0

### Program Counter

Note: \*12~\*0: Bits of Program Counter @7~@0: Bits of PCL #12~#0: Bits of Instruction Code S12~S0: Bits of Stack Register @7~@0: Bits of PCL PF2~PF1: Bits of Bank Register



and the other type is for wavetable code, which is addressed by the start address ST15~ST0. On the program type, WA16~WA0=PF2~PF0× $2^{13}$ +PC12~PC0. On the wave table ROM type, WA16~WA0=ST15~ST0× $2^5$ .

Note: Program ROM address use word as address unit, but wavetable ROM address use BYTE as address unit.

### **Program Memory – ROM**

The program memory is used to store the program instructions which are to be executed. It also contains data, table, and interrupt entries, and is organized into  $8192 \times 16$  bits, addressed by the bank pointer, program counter and table pointer.

Certain locations in the program memory of each bank are reserved for special usage:

Location 000H on bank0

This area is reserved for the initialization program. After chip reset, the program always begins execution at location 000H on bank0.

Location 008H


This area is reserved for the Timer Counter 0 interrupt service program on each bank. If timer interrupt results from a timer counter 0 overflow, and if the interrupt is enabled and the stack is not full, the program begins execution at location 008H corresponding to its bank.

Location 00CH

This area is reserved for the Timer Counter 1 interrupt service program on each bank. If a timer interrupt results from a Timer Counter 1 overflow, and if the interrupt is enabled and the stack is not full, the program begins execution at location 00CH corresponding to its bank.

Table location

Any location in the ROM space can be used as look-up tables. The instructions "TABRDC [m]" (the current page, 1 page=256 words) and "TABRDL [m]" (the last page) transfer the contents of the lower-order byte to the specified data memory, and the higher-order byte to TBLH (08H). Only the destination of the lower-order byte in the table is well-defined, the higher-order byte of the table word are transferred to



Program Memory for Each Bank

the TBLH. The Table Higher-order byte register (TBLH) is read only. The Table Pointer (TBLP) is a read/write register (07H), which indicates the table location. Before accessing the table, the location must be placed in TBLP. The TBLH is read only and cannot be restored. If the main routine and the ISR (Interrupt Service Routine) both employ the table read instruction, the contents of the TBLH in the main routine are likely to be changed by the table read instruction used in the ISR. Errors can occur. In this case, using the table read instruction in the main routine and the ISR simultaneously should be avoided. However, if the table read instruction has to be applied in both the main routine and the ISR, the interrupt should be disabled prior to the table read instruction. It will not be enabled until the TBLH has been backed up. All table related instructions need 2 cycles to complete the operation. These areas may function as normal program memory depending upon user requirements.

Bank pointer

The program memory is organized into 8 banks and each bank into 8192×16 bits of program ROM. PF2~PF0 is used as the bank pointer. After an instruction has been executed to write data to the PF register to select a different bank, note that the new bank will not be selected immediately. It is not until the following instruction has completed execution that the bank will be actually selected. It should be note that the PF register has to be cleared before setting to output mode.

Instruction (s)							Та	able L	ocatio	on						
instruction (s)	*15	*14	*13	*12	*11	*10	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
TABRDC [m]	P15	P14	P13	P12	P11	P10	P9	P8	@7	@6	@5	@4	@3	@2	@1	@0
TABRDL [m]	P15	P14	P13	1	1	1	1	1	@7	@6	@5	@4	@3	@2	@1	@0

### **Table Location**

Note: \*12~\*0: Bits of table location @7~@0: Bits of table pointer P12~P8: Bits of current Program Counter P15~P13: Bits of bank PF2~PF0

Rev. 1.00



## Wavetable ROM

The ST15~ST0 is used to defined the start address of each sample on the wavetable and read the waveform data from the location. HT36F6 provides 17 output address lines from WA16~WA0, the ST15~ST0 is used to locate the major 12 bits i.e. WA16~WA5 and the undefined data from WA4~WA0 is always set to 00000b. So the start address of each sample have to be located at a multiple of 32. Otherwise, the sample will not be read out correctly because it has a wrong starting code.

### Stack Register - Stack

This is a special part of the memory which is used to save the contents of the program counter only. The stack is organized into 8 levels and is neither part of the data nor part of the program space, and is neither readable nor writeable. The activated level is indexed by the stack pointer (SP) and is neither readable nor writeable. At a subroutine call or interrupt acknowledgment, the contents of the program counter are pushed onto the stack. At the end of a subroutine or an interrupt routine, signaled by a return instruction (RET or RETI), the program counter is restored to its previous value from the stack. After a chip reset, the SP will point to the top of the stack.

If the stack is full and a non-masked interrupt takes place, the interrupt request flag will be recorded but the acknowledgment will be inhibited. When the stack pointer is decremented (by RET or RETI), the interrupt will be serviced. This feature prevents stack overflow allowing the programmer to use the structure more easily. In a similar case, if the stack is full and a CALL is subsequently executed, a stack overflow occurs and the first entry will be lost (only the most recent eight return address are stored).

#### **Data Memory – RAM**

The data memory is designed with 256 × 8 bits. The data memory is divided into three functional groups: special function registers, wavetable function register, and general purpose data memory (208×8). Most of them are read/write, but some are read only.

The special function registers include the Indirect Addressing register 0 (00H), the Memory Pointer register 0 (MP0;01H), the Indirect Addressing register 1 (02H), the Memory Pointer register 1 (MP1;03H), the Accumulator (ACC;05H), the Program Counter Lower-byte register (PCL;06H), the Table Pointer (TBLP;07H), the Table Higher-order byte register (TBLH;08H), the Watchdog Timer option Setting register (WDTS:09H), the Status register (STATUS;0AH), the Interrupt Control register (INTC;0BH), the Timer Counter 0 Lower-order byte register (TMR0L;0DH), the Timer Counter 0 Control register (TMR0C;0EH), the Timer Counter 1 Lower-order byte register (TMR1L;10H), the Timer Counter 1 Control register (TMR1C;11H), the I/O registers (PA;12H,

00H	Indirect Addressing Register 0	www.DataSl
01H	MP0	
02H	Indirect Addressing Register 1	
03H	MP1	
04H		
05H	ACC	
06H	PCL	
07H	TBLP	
08H	TBLH	
09H	WDTS	
0AH	STATUS	
0BH	INTC	
0CH		
0DH	TMR0L	
0EH	TMR0C	> Special Purpose DATA MEMORY
0FH		
10H	TMR1L	
11H	TMR1C	
12H	PA	
13H	PAC	
14H	PB	
15H	PBC	
16H	PC	
17H	PCC	
18H		
19H		
1AH		
1BH		
1CH	PF	
1DH	DAC High Byte (DAH)	K
1EH	DAC High Byte (DAH) DAC Low Byte (DAL)	
1EH 1FH	DAC High Byte (DAH) DAC Low Byte (DAL) DAC Control (DAC)	
1EH 1FH 20H	DAC High Byte (DAH) DAC Low Byte (DAL) DAC Control (DAC) Channel Number Select (CHAN)	
1EH 1FH 20H 21H	DAC High Byte (DAH) DAC Low Byte (DAL) DAC Control (DAC) Channel Number Select (CHAN) Frequency Number High Byte (FreqNH)	
1EH 1FH 20H 21H 22H	DAC High Byte (DAH) DAC Low Byte (DAL) DAC Control (DAC) Channel Number Select (CHAN) Frequency Number High Byte (FreqNH) Frequency Number Low Byte (FreqNL)	Wavetable Function
1EH 1FH 20H 21H 22H 23H	DAC High Byte (DAH) DAC Low Byte (DAL) DAC Control (DAC) Channel Number Select (CHAN) Frequency Number High Byte (FreqNH) Frequency Number Low Byte (FreqNL) Start Address High Byte (AddrH)	Wavetable Function Register
1EH 1FH 20H 21H 22H 23H 24H	DAC High Byte (DAH) DAC Low Byte (DAL) DAC Control (DAC) Channel Number Select (CHAN) Frequency Number High Byte (FreqNH) Frequency Number Low Byte (FreqNL) Start Address High Byte (AddrH) Start Address Low Byte (AddrL)	Wavetable Function Register
1EH 1FH 20H 21H 22H 23H 24H 25H	DAC High Byte (DAH) DAC Low Byte (DAL) DAC Control (DAC) Channel Number Select (CHAN) Frequency Number High Byte (FreqNH) Frequency Number Low Byte (FreqNL) Start Address High Byte (AddrH) Start Address Low Byte (AddrL) Repeat Number High Byte (ReH)	
1EH 1FH 20H 21H 22H 23H 24H 25H 26H	DAC High Byte (DAH) DAC Low Byte (DAL) DAC Control (DAC) Channel Number Select (CHAN) Frequency Number High Byte (FreqNH) Frequency Number Low Byte (FreqNL) Start Address High Byte (AddrL) Start Address Low Byte (AddrL) Repeat Number High Byte (ReH) Repeat Number Low Byte (ReL)	
1EH 1FH 20H 21H 22H 23H 24H 25H 26H 27H	DAC High Byte (DAH) DAC Low Byte (DAL) DAC Control (DAC) Channel Number Select (CHAN) Frequency Number High Byte (FreqNH) Frequency Number Low Byte (FreqNL) Start Address High Byte (AddrH) Start Address Low Byte (AddrL) Repeat Number High Byte (ReH)	
1EH 1FH 20H 21H 23H 24H 25H 26H 27H 28H	DAC High Byte (DAH) DAC Low Byte (DAL) DAC Control (DAC) Channel Number Select (CHAN) Frequency Number High Byte (FreqNH) Frequency Number Low Byte (FreqNL) Start Address High Byte (AddrH) Start Address Low Byte (AddrL) Repeat Number High Byte (ReH) Repeat Number Low Byte (ReL) Volume Control High (ENV)	
1EH 1FH 20H 21H 22H 23H 24H 25H 26H 27H 28H 29H	DAC High Byte (DAH) DAC Low Byte (DAL) DAC Control (DAC) Channel Number Select (CHAN) Frequency Number High Byte (FreqNH) Frequency Number Low Byte (FreqNL) Start Address High Byte (AddrH) Start Address Low Byte (AddrL) Repeat Number High Byte (ReH) Repeat Number Low Byte (ReL) Volume Control High (ENV) Left Volume Control (LVC)	
1EH 1FH 20H 21H 22H 23H 24H 25H 26H 27H 28H 29H 2AH	DAC High Byte (DAH) DAC Low Byte (DAL) DAC Control (DAC) Channel Number Select (CHAN) Frequency Number High Byte (FreqNH) Frequency Number Low Byte (FreqNL) Start Address High Byte (AddrH) Start Address Low Byte (AddrL) Repeat Number High Byte (ReH) Repeat Number Low Byte (ReL) Volume Control High (ENV)	
1EH 1FH 20H 21H 22H 23H 24H 25H 26H 27H 28H 29H	DAC High Byte (DAH) DAC Low Byte (DAL) DAC Control (DAC) Channel Number Select (CHAN) Frequency Number High Byte (FreqNH) Frequency Number Low Byte (FreqNL) Start Address High Byte (AddrH) Start Address Low Byte (AddrL) Repeat Number High Byte (ReH) Repeat Number Low Byte (ReL) Volume Control High (ENV) Left Volume Control (LVC)	
1EH 1FH 20H 21H 22H 23H 24H 25H 26H 27H 28H 29H 2AH	DAC High Byte (DAH) DAC Low Byte (DAL) DAC Control (DAC) Channel Number Select (CHAN) Frequency Number High Byte (FreqNH) Frequency Number Low Byte (FreqNL) Start Address High Byte (AddrH) Start Address Low Byte (AddrL) Repeat Number High Byte (ReH) Repeat Number Low Byte (ReL) Volume Control High (ENV) Left Volume Control (LVC)	
1EH 1FH 20H 21H 22H 23H 24H 25H 26H 27H 28H 29H 28H 29H	DAC High Byte (DAH) DAC Low Byte (DAL) DAC Control (DAC) Channel Number Select (CHAN) Frequency Number High Byte (FreqNH) Frequency Number Low Byte (FreqNL) Start Address High Byte (AddrH) Start Address Low Byte (AddrL) Repeat Number High Byte (ReH) Repeat Number Low Byte (ReL) Volume Control High (ENV) Left Volume Control (LVC)	
1EH 1FH 20H 21H 22H 23H 25H 26H 27H 28H 29H 2AH 2BH 2BH	DAC High Byte (DAH) DAC Low Byte (DAL) DAC Control (DAC) Channel Number Select (CHAN) Frequency Number High Byte (FreqNH) Frequency Number Low Byte (FreqNL) Start Address High Byte (AddrH) Start Address Low Byte (AddrL) Repeat Number High Byte (ReH) Repeat Number Low Byte (ReL) Volume Control High (ENV) Left Volume Control (LVC)	Register
1EH 1FH 20H 21H 22H 23H 24H 25H 26H 27H 28H 29H 28H 29H	DAC High Byte (DAH) DAC Low Byte (DAL) DAC Control (DAC) Channel Number Select (CHAN) Frequency Number High Byte (FreqNH) Frequency Number Low Byte (FreqNL) Start Address High Byte (AddrH) Start Address Low Byte (AddrL) Repeat Number High Byte (ReH) Repeat Number Low Byte (ReL) Volume Control High (ENV) Left Volume Control (LVC)	
1EH 1FH 20H 21H 22H 23H 25H 26H 27H 28H 29H 2AH 2BH 2BH	DAC High Byte (DAH) DAC Low Byte (DAL) DAC Control (DAC) Channel Number Select (CHAN) Frequency Number Low Byte (FreqNH) Start Address High Byte (AddrH) Start Address Low Byte (AddrL) Repeat Number Low Byte (AddrL) Repeat Number Low Byte (ReL) Volume Control High (ENV) Left Volume Control (LVC) Right Volum Control (RVC)	Register
1EH 1FH 20H 21H 22H 23H 25H 26H 27H 28H 29H 2AH 2BH 2BH	DAC High Byte (DAH) DAC Low Byte (DAL) DAC Control (DAC) Channel Number Select (CHAN) Frequency Number High Byte (FreqNH) Frequency Number Low Byte (FreqNL) Start Address High Byte (AddrH) Start Address Low Byte (AddrL) Repeat Number High Byte (ReH) Repeat Number Low Byte (ReL) Volume Control High (ENV) Left Volume Control (LVC)	Register
1EH 1FH 20H 21H 22H 23H 25H 26H 27H 28H 29H 2AH 2BH 2BH	DAC High Byte (DAH) DAC Low Byte (DAL) DAC Control (DAC) Channel Number Select (CHAN) Frequency Number Low Byte (FreqNH) Start Address High Byte (AddrH) Start Address Low Byte (AddrL) Repeat Number Low Byte (ReH) Repeat Number Low Byte (ReL) Volume Control High (ENV) Left Volume Control (LVC) Right Volum Control (RVC)	Register
1EH 1FH 20H 21H 22H 23H 25H 26H 27H 28H 29H 2AH 2BH 2BH	DAC High Byte (DAH) DAC Low Byte (DAL) DAC Control (DAC) Channel Number Select (CHAN) Frequency Number Low Byte (FreqNH) Start Address High Byte (AddrL) Start Address Low Byte (AddrL) Repeat Number Low Byte (ReH) Repeat Number Low Byte (ReL) Volume Control High (ENV) Left Volume Control (LVC) Right Volum Control (RVC)	Register
1EH 1FH 20H 21H 22H 23H 25H 26H 27H 28H 29H 2AH 2BH 2BH	DAC High Byte (DAH) DAC Low Byte (DAL) DAC Control (DAC) Channel Number Select (CHAN) Frequency Number Low Byte (FreqNH) Start Address High Byte (AddrL) Start Address Low Byte (AddrL) Repeat Number Low Byte (ReH) Repeat Number Low Byte (ReL) Volume Control High (ENV) Left Volume Control (LVC) Right Volum Control (RVC)	Register

#### **RAM Mapping**

PB;14H, PC;16H) and the I/O control registers (PAC;13H, PBC;15H, PCC;17H). The program ROM bank select (PF;1CH). The DAC High byte (DAH;1DH). The DAC low byte (DAL;1EH). The DAC control (DAC;1FH). The wavetable function registers is defined between 20H~2AH. The remaining space before the

Sheet4U.com



30H is reserved for future expanded usage and reading these locations will return the result 00H. The general purpose data memory, addressed from 30H to FFH, is used for data and control information under instruction command.

All data memory areas can handle arithmetic, logic, increment, decrement and rotate operations directly. Except for some dedicated bits, each bit in the data memory can be set and reset by the "SET [m].i" and "CLR [m].i" instructions, respectively. They are also indirectly accessible through Memory pointer registers (MP0:01H, MP1:03H).

## Indirect Addressing Register

Location 00H and 02H are indirect addressing registers that are not physically implemented. Any read/write operation of [00H] and [02H] access data memory pointed to by MP0 (01H) and MP1 (03H) respectively. Reading location 00H or 02H directly will return the result 00H. And writing directly results in no operation.

The function of data movement between two indirect addressing registers, is not supported. The memory pointer registers, MP0 and MP1, are 8-bit register which can be used to access the data memory by combining corresponding indirect addressing registers.

### Accumulator

The accumulator closely relates to ALU operations. It is mapped to location 05H of the data memory and it can operate with immediate data. The data movement between two data memory locations must pass through the accumulator.

### Arithmetic and Logic Unit - ALU

This circuit performs 8-bit arithmetic and logic operation. The ALU provides the following functions:

- Arithmetic operations (ADD, ADC, SUB, SBC, DAA)
- Logic operations (AND, OR, XOR, CPL)

www.DataSheet4U.com

- Rotation (RL, RR, RLC, RRC)
- Increment & Decrement (INC, DEC)
- Branch decision (SZ, SNZ, SIZ, SDZ ....)

The ALU not only saves the results of a data operation but can also change the status register.

## Status Register – STATUS

This 8-bit register (0AH) contains the zero flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag (OV), power down flag (PDF) and Watchdog time-out flag (TO). It also records the status information and controls the operation sequence.

With the exception of the TO and PDF flags, bits in the status register can be altered by instructions like any other register. Any data written into the status register will not change the TO or PDF flags. In addition it should be noted that operations related to the status register may give different results from those intended. The TO and PDF flags can only be changed by system power up, Watchdog Timer overflow, executing the "HALT" instruction and clearing the Watchdog Timer.

The Z, OV, AC and C flags generally reflect the status of the latest operations.

In addition, on entering the interrupt sequence or executing a subroutine call, the status register will not be automatically pushed onto the stack. If the contents of status are important and the subroutine can corrupt the status register, the programmer must take precautions to save it properly.

### Interrupt

The HT36F6 provides two internal timer counter interrupts on each bank. The Interrupt Control register (INTC;0BH) contains the interrupt control bits that sets the enable/disable and the interrupt request flags.

Once an interrupt subroutine is serviced, all other interrupts will be blocked (by clearing the EMI bit). This scheme may prevent any further interrupt nesting. Other

Bit No.	Label	Function
0	С	C is set if an operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. Also it is affected by a rotate through carry instruction.
1	AC	AC is set if an operation results in a carry out of the low nibbles in addition or no borrow from the high nibble into the low nibble in subtraction; otherwise AC is cleared.
2	Z	Z is set if the result of an arithmetic or logical operation is zero; otherwise Z is cleared.
3	OV	OV is set if an operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise OV is cleared.
4	PDF	PDF is cleared by either a system power-up or executing the "CLR WDT" instruction. PDF is set by executing the "HALT" instruction.
5	то	TO is cleared by a system power-up or executing the "CLR WDT" or "HALT" instruction. TO is set by a WDT time-out.
6~7		Unused bit, read as "0"

## Status (0AH) Register



interrupt requests may occur during this interval but only the interrupt request flag is recorded. If a certain interrupt needs servicing within the service routine, the programmer may set the EMI bit and the corresponding bit of the INTC to allow interrupt nesting. If the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the SP is decremented. If immediate service is desired, the stack must be prevented from becoming full.

All these kinds of interrupt have a wake-up capability. As an interrupt is serviced, a control transfer occurs by pushing the program counter onto the stack and then branching to subroutines at specified locations in the program memory. Only the program counter is pushed onto the stack. If the contents of the register and Status register (STATUS) are altered by the interrupt service program which may corrupt the desired control sequence, then the programmer must save the contents first.

The internal Timer Counter 0 interrupt is initialized by setting the Timer Counter 0 interrupt request flag (T0F; bit 5 of INTC), caused by a Timer Counter 0 overflow. When the interrupt is enabled, and the stack is not full and the T0F bit is set, a subroutine call to location 08H will occur. The related interrupt request flag (T0F) will be reset and the EMI bit cleared to disable further interrupts.

The Timer Counter 1 interrupt is operated in the same manner as Timer Counter 0. The related interrupt control bits ET1I and T1F of the Timer Counter 1 are bit 3 and bit 6 of the INTC respectively.

During the execution of an interrupt subroutine, other interrupt acknowledgments are held until the "RETI" instruction is executed or the EMI bit and the related interrupt control bit are set to 1 (if the stack is not full). To return from the interrupt subroutine, the "RET" or "RETI" instruction may be invoked. RETI will set the EMI bit to enable an interrupt service, but RET will not.

Interrupts occurring in the interval between the rising edges of two consecutive T2 pulses, will be serviced on the latter of the two T2 pulses, if the corresponding interrupts are enabled. In the case of simultaneous requests the priorities in the following table apply. These can be eet40.com masked by resetting the EMI bit.


Interrupt Source	Priority	Vector
Timer Counter 0 overflow	1	08H
Timer Counter 1 overflow	2	0CH

The Timer Counter 0/1 interrupt request flag (T0F/T1F), Enable Timer Counter 0/1 bit (ET0I/ET1I) and Enable Master Interrupt bit (EMI) constitute an interrupt control register (INTC) which is located at 0BH in the data memory. EMI, ET0I, ET1I are used to control the enabling/disabling of interrupts. These bits prevent the requested interrupt from being serviced. Once the interrupt request flags (T0F, T1F) are set, they will remain in the INTC register until the interrupts are serviced or cleared by a software instruction.

It is recommended that a program does not use the "CALL subroutine" within the interrupt subroutine. Because interrupts often occur in an unpredictable manner or need to be serviced immediately in some applications, if only one stack is left and enabling the interrupt is not well controlled, once the "CALL subroutine" operates in the interrupt subroutine, it may damage the original control sequence.

## **Oscillator Configuration**

The HT36F6 provides two types of oscillator circuit for the system clock, .e., RC oscillator and crystal oscillator. No matter what type of oscillator, the signal divided by 2 is used for the system clock. The HALT mode stops the system oscillator and ignores external signal to conserve power. If the RC oscillator is used, an external resistor between OSC1 and VSS is required. The system clock, divided by 4, is available on OSC2 with pull-high resistor, which can be used to synchronize external



System Oscillator

Bit No.	Label	Function
0	EMI	Controls the Master (Global) interrupt (1=enabled; 0=disabled)
1, 4, 7		Unused bit, read as "0"
2	ET0I	Controls the Timer Counter 0 interrupt (1=enabled; 0=disabled)
3	ET1I	Controls the Timer Counter 1 interrupt (1=enabled; 0=disabled)
5	T0F	Internal Timer Counter 0 request flag (1=active; 0=inactive)
6	T1F	Internal Timer Counter 1 request flag (1=active; 0=inactive)

## INTC (0BH) Register



logic. The RC oscillator provides the most cost effective solution. However, the frequency of the oscillation may vary with VDD, temperature, and the chip itself due to process variations. It is therefore, not suitable for timing sensitive operations where accurate oscillator frequency is desired.

On the other hand, if the crystal oscillator is selected, a crystal across OSC1 and OSC2 is needed to provide the feedback and phase shift required for the oscillator, and no other external components are required. A resonator may be connected between OSC1 and OSC2 to replace the crystal and to get a frequency reference, but two external capacitors in OSC1 and OSC2 are required.

The WDT oscillator is a free running on-chip RC oscillator, and no external components are required. Even if the system enters the Power Down Mode, the system clock is stopped, but the WDT oscillator still works with a period of approximately  $78\mu s$ . The WDT oscillator can be disabled by mask option to conserve power.

## Watchdog Timer - WDT

The WDT clock source is implemented by a dedicated RC oscillator (WDT oscillator) or instruction clock (system clock of the MCU divided by 4), determined by mask options. This timer is designed to prevent a software malfunction or sequence jumping to an unknown location with unpredictable results. The Watchdog Timer can be disabled by mask option. If the Watchdog Timer is disabled, all the executions related to the WDT result in no operation.

Once the internal WDT oscillator (RC oscillator with a period of  $78\mu$ s normally) is selected, it is first divided by 256 (8-stages) to get the nominal time-out period of approximately 20ms. This time-out period may vary with temperature, VDD and process variations. By invoking the WDT prescaler, longer time-out periods can be realized. Writing data to WS2, WS1, WS0 (bit 2,1,0 of the WDTS) can give different time-out periods. If WS2, WS1, WS0 all equal to 1, the division ratio is up to 1:128, and the maximum time-out period is 2.6 seconds.

If the WDT oscillator is disabled, the WDT clock may still come from the instruction clock and operate in the same manner except that in the HALT state the WDT may stop counting and lose its protecting purpose. In this situation the logic can only be restarted by external logic. The high nibble and bit 3 of the WDTS are reserved for user defined flags, and the programmer may use these flags eet40.com to indicate some specified status.

WS2	WS1	WS0	Division Ratio
0	0	0	1:1
0	0	1	1:2
0	1	0	1:4
0	1	1	1:8
1	0	0	1:16
1	0	1	1:32
1	1	0	1:64
1	1	1	1:128


If the device operates in a noisy environment, using the on-chip RC oscillator (WDT OSC) is strongly recommended, since the HALT will stop the system clock.

The WDT overflow under normal operation will initialize a "chip reset" and set the status bit TO. Whereas in the HALT mode, the overflow will initialize a "warm reset" only the Program Counter and SP are reset to zero. To clear the WDT contents (including the WDT prescaler ), 3 methods are implemented; external reset (a low level to RES), software instructions, or a "HALT" instruction. The software instructions include "CLR WDT" and the other set - "CLR WDT1" and "CLR WDT2". Of these two types of instructions, only one can be active depending on the mask option - "CLR WDT times selection option". If the "CLR WDT" is selected (i.e. CLRWDT times equal one), any execution of the "CLR WDT" instruction will clear the WDT. In case "CLR WDT1" and "CLR WDT2" are chosen (i.e. CLRWDT times equal two), these two instructions must be executed to clear the WDT; otherwise, the WDT may reset the chip because of time-out.

### **Power Down Operation – HALT**

The HALT mode is initialized by a "HALT" instruction and results in the following...

- The system oscillator will turn off but the WDT oscillator keeps running (If the WDT oscillator is selected).
   Watchdog Timer – WDT
- The contents of the on-chip RAM and registers remain unchanged
- The WDT and WDT prescaler will be cleared and starts to count again (if the clock comes from the WDT oscillator).



Watchdog Timer

Rev. 1.00



- · All I/O ports maintain their original status.
- The PDF flag is set and the TO flag is cleared.
- The HALT pin will output a high level signal to disable the external ROM.

The system can leave the HALT mode by means of an external reset, an interrupt, an external falling edge signal on port A or a WDT overflow. An external reset causes a device initialization and the WDT overflow performs a "warm reset". By examining the TO and PDF flags, the cause for a chip reset can be determined. The PDF flag is cleared when there is a system power-up or by executing the "CLR WDT" instruction and it is set when a "HALT" instruction is executed. The TO flag is set if the WDT time-out occurs, and causes a wake-up that only resets the Program Counter and SP, the others remain in their original status.

The port A wake-up and interrupt methods can be considered as a continuation of normal execution. Each bit in port A can be independently selected to wake-up the device by mask option. Awakening from an I/O port stimulus, the program will resume execution of the next instruction. If awakening from an interrupt, two sequences may occur. If the related interrupts is disabled or the interrupts is enabled but the stack is full, the program will resume execution at the next instruction. If the interrupt is enabled and the stack is not full, a regular interrupt response takes place.

Once a wake-up event occurs, it takes 1024  $t_{SYS}$  (system clock period) to resume to normal operation. In other words, a dummy cycle period will be inserted after the wake-up. If the wake-up results from an interrupt acknowledge, the actual interrupt subroutine will be delayed by one more cycle. If the wake-up results in next instruction execution, this will execute immediately after a dummy period has finished. If an interrupt request flag is set to "1" before entering the HALT mode, the wake-up function of the related interrupt will be disabled.

To minimize power consumption, all I/O pins should be carefully managed before entering the HALT status.

#### Reset

There are 3 ways in which a reset can occur:

- RES reset during normal operation
- RES reset during HALT
- WDT time-out reset during normal operation

The WDT time-out during HALT is different from other chip reset conditions, since it can perform a "warm reset" that just resets the Program Counter and SP, leaving the other circuits to maintain their state. Some registers remain unchanged during any other reset conditions. Most registers are reset to the "initial condition" when the reset conditions are met. By examining the PDF and TO flags, the program can distinguish between different "chip resets".

Rev. 1.00

то	PDF	RESET Conditions <sup>ww.DataSt</sup>	ieet4U.coi
0	0	RES reset during power-up	
u	u	RES reset during normal operation	
0	1	RES wake-up HALT	

 1
 u
 WDT time-out during normal operation

 1
 1
 WDT wake-up HALT


Note: "u" stands for "unchanged"

To guarantee that the system oscillator has started and stabilized, the SST (System Start-up Timer) provides an extra-delay of 1024 system clock pulses during system power up or when the system awakes from a HALT state.

When a system power-up occurs, the SST delay is added during the reset period. But when the reset comes from the  $\overline{\text{RES}}$  pin, the SST delay is disabled. Any wake-up from HALT will enable the SST delay.

The functional units chip reset status are shown below.

Program Counter	000H
Interrupt	Disable
Prescaler	Clear
WDT	Clear. After master reset, WDT begins counting
Timer Counter (0/1)	Off
Input/output ports	Input mode
Stack Pointer	Points to the top of stack



Reset Configuration



The registers status is summarized in the following table:

www.DataSheet4U.com

Register	Reset (Power On)	WDT Time-out (Normal Operation)	RES Reset (Normal Operation)	RES Reset (HALT)	WDT Time-ou (HALT)*	
MP0	XXXX XXXX	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน	
MP1	XXXX XXXX	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน	
ACC	XXXX XXXX	นนนน นนนน	นนนน นนนน	uuuu uuuu	uuuu uuuu	
Program Counter	0000H	0000H	0000H	0000H	0000H	
TBLP	XXXX XXXX	นนนน นนนน	นนนน นนนน	uuuu uuuu	uuuu uuuu	
TBLH	XXXX XXXX	սսսս սսսս	นนนน นนนน	uuuu uuuu	սսսս սսսս	
WDTS	0000 0111	0000 0111	0000 0111	0000 0111	นนนน นนนน	
STATUS	00 xxxx	1u uuuu	uu uuuu	01 uuuu	11 uuuu	
INTC	-00- 00-0	-00- 00-0	-00- 00-0	-00- 00-0	-uu- uu-u	
TMR0L	XXXX XXXX	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน	
TMR0C	00-0 1000	00-0 1000	00-0 1000	00-0 1000	uu-u 1uuu	
TMR1L	XXXX XXXX	นนนน นนนน	นนนน นนนน	uuuu uuuu	นนนน นนนน	
TMR1C	00-0 1000	00-0 1000	00-0 1000	00-0 1000	uu-u 1uuu	
PA	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน	
PAC	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน	
РВ	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน	
PBC	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน	
PC	1111	1111	1111	1111	uuuu	
PCC	1111	1111	1111	1111	uuuu	
PF	0000	0000	0000	0000	uuuu	
DAH	XXXX XXXX	นนนน นนนน	นนนน นนนน	uuuu uuuu	นนนน นนนน	
DAL	XXXX XXXX	นนนน นนนน	นนนน นนนน	uuuu uuuu	นนนน นนนน	
DAC	000	000	000	000	uuu	
CHAN	0000	uuuu	uuuu	uuuu	uuuu	
FreqNH	XXXX XXXX	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน	
FreqNL	XXXX XXXX	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน	
AddrH	xxxx xxxx	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน	
AddrL	XXXX XXXX	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน	
ReH	xx xxxx	นน นนนน	นน นนนน	uu uuuu	uu uuuu	
ReL	XXXX XXXX	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน	
ENV	x-xxxx	u-uuuu	u-uuuu	u-uuuu	u-uuuu	
LVC	XXXX XXXX	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน	
RVC	xxxx xxxx	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน	

Note: "\*" stands for warm reset

"u" stands for unchanged

"x" stands for unknown

"-" stands for unused



## Timer 0/1

Timer 0 is an 8-bit counter, and its clock source comes from the system clock divided by an 8-stage prescaler. There are two registers related to Timer 0; TMR0L(0DH) and TMR0C(0EH). One physical registers are mapped to TMR0L location; writing TMR0L makes the starting value be placed in the Timer 0 preload register and reading the TMR0 gets the contents of the Timer 0 counter. The TMR0C is a control register, which defines the division ration of the prescaler and counting enable or disable.

Writing data to B2, B1 and B0 (bits 2, 1, 0 of TMR0C) can yield various clock sources.


One the Timer 0 starts counting, it will count from the current contents in the counter to FFH. Once an over-flow occurs, the counter is reloaded from a preload register, and generates an interrupt request flag (T0F; bit 2 of INTCH). To enable the counting operation, the timer On bit (TON; bit 4 of TMR0C) should be set to "1". For proper operation, bit 7 of TMR0C should be set to "1" and bit 3, bit 6 should be set to "0".

There are two registers related to the Timer Counter1; TMR1L(10H), TMR1C(11H). The Timer Counter 1 operates in the same manner as Timer Counter 0.

тм	IR0C/TMR	TOF	
B2	B1	B0	IUF
0	0	0	SYS CLK/16
0	0	1	SYS CLK/32
0	1	0	SYS CLK/64
0	1	1	SYS CLK/128
1	0	0	SYS CLK/256
1	0	1	SYS CLK/512
1	1	0	SYS CLK/1024
1	1	1	SYS CLK/2048

TMR0C Bit 4 to enable/disable timer counting (1=enable; 0=disable)

TMR0C Bit 3, always write "0". TMR0C Bit 5, always write "0". TMR0C Bit 6, always write "0". TMR0C Bit 7, always write "1".



#### Input/Output Ports


There are 20 bidirectional input/output lines labeled from PA, PB, PC0~PC3, which are mapped to the data memory of [12H], [14H], [16H] respectively. All these I/O ports can be used for input and output operations. For input operation, these ports are non-latching, that is, the inputs must be ready at the T2 rising edge of instruction MOV A,[m] (m=12H, 14H or 16H). For output operation, all data is latched and remains unchanged until the output latch is rewritten.

Each I/O line has its own control register (PAC, PBC, PCC0~PCC3) to control the input/output configuration. With this control register, CMOS output or Schmitt trigger input with or without pull-high resistor (mask option) structures can be reconfigured dynamically under software control. To function as an input, the corresponding latch of the control register must write a "1". The pull-high resistance will exhibit automatically if the pull-high option is selected. The input source also depends on the control register. If the control register bit is "1", input will read the pad state. If the control register bit is "0", the contents of the latches will move to the internal bus. The latter is possible in "read-modify-write" instruction. For output function, CMOS is the only configuration. These control registers are mapped to locations 13H, 15H and 17H.

After a chip reset, these input/output lines remain at high levels or floating (mask option). Each bit of these input/output latches can be set or cleared by the "SET [m].i" or "CLR [m].i" (m=12H, 14H or 16H) instruction.

Some instructions first input data and then follow the output operations. For example, the "SET [m].i", "CLR [m].i", "CPL [m]" and "CPLA [m]" instructions read the entire port states into the CPU, execute the defined operations (bit-operation), and then write the results back to the latches or the accumulator. Each line of port A has the capability to wake-up the device.





www.DataSheet4U.com

#### **Channel Wavetable Synthesizer**

	avetable Synthesizer							54	
Name	Function	D7	D6	D5	D4	D3	D2	D1	D0
1DH	DAC high byte (no default value)	DA15	DA14	DA13	DA12	DA11	DA10	DA9	DA8
1EH	DAC low byte (no default value)	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0
1FH	DAON=1: DAC ON DAON=0: DAC OFF (default) SELW=1: DAC data from wavetable SELW=0: DAC data from MCU				_		Left	DAON	SELW Right
20H	Channel number selection	VM	FR					CH1	CH0
21H	High byte frequency number	BL3	BL2	BL1	BL0	FR11	FR10	FR9	FR8
22H	Low byte frequency number	FR7	FR6	FR5	FR4	FR3	FR2	FR1	FR0
23H	High byte start address	ST15	ST14	ST13	ST12	ST11	ST10	ST9	ST8
24H	Low byte start address	ST7	ST6	ST5	ST4	ST3	ST2	ST1	ST0
25H	Wave bit select, High byte repeat number	WBS			RE12	RE11	RE10	RE9	RE8
26H	Low byte repeat number	RE7	RE6	RE5	RE4	RE3	RE2	RE1	RE0
27H	Envelope control, Volume control	A_R		VL9	VL8			VR9	VR8
28H		_	Unuse	ed	_	_			
29H	Left Volume control	VL7	VL6	VL5	VL4	VL3	VL2	VL1	VL0
2AH	Right Volume control	VR7	VR6	VR5	VR4	VR3	VR2	VR1	VR0
2BH~2FH			Unuse	ed					
30H~FFH	Data memory (RAM) General purpose data memory (same as 8-Bit MCU)				J)				

### Memory Map (1DH~FFH) Register

Note: "-" No function, read only, read as "0".

Unused: No function, read only, read as "0".

• CH1~CH0 channel number selection

The HT36F6 has a built-in 8 output channels and CH1~CH0 is used to define which channel is selected. When this register is written to, the wavetable synthesizer will automatically output the dedicated PCM code. So this register is also used as a start playing key and it has to be written to after all the other wavetable function registers are already defined.

• Change parameter selection These two bits, VM and FR, are used to define which register will be updated on this selected channel. There are two modes that can be selected to reduce the process of setting the register. Please refer to the statements of the following table:

VM	FR	Function
0	0	Update all the parameter
0	1	Only update the frequency number
1	0	Only update the volume



www.DataSheet4U.com

• Output frequency definition

The data on BL3~BL0 and FR11~FR0 are used to define the output speed of the PCM file, i.e. it can be used to generate the tone scale. When the FR11~FR0 is 800H and BL3~BL0 is 6H, each sample data of the PCM code will be sent out sequentially.

When the  $f_{\text{OSC}}$  is 6.4MHz, the formula of a tone frequency is:

 $f_{OUT} = f_{RECORD} x \frac{25 \text{kHz}}{\text{SR}} x \frac{\text{FR11} \sim \text{FR0}}{2^{(17-\text{BL3} \sim \text{BL0})}}$ 

where  $f_{OUT}$  is the output signal frequency,  $f_{RECORD}$  and SR is the frequency and sampling rate on the sample code, respectively.

So if a voice code of C3 has been recorded which has the  $f_{RECORD}$  of 261Hz and the SR of 11025Hz, the tone frequency ( $f_{OUT}$ ) of G3:  $f_{OUT}$ =98Hz.

Can be obtained by using the fomula:

98Hz= 261Hz x  $\frac{25kHz}{11025Hz}$  x  $\frac{FR11 \sim FR0}{2^{(17-BL3 \sim BL0)}}$ 

A pair of the values FR11~FR0 and BL3~BL0 can be determined when the  $f_{\rm OSC}$  is 6.4MHz.

## Start address definition

The HT36F6 provides two address types for extended use, one is the program ROM address which is program counter corresponding with PF value, the other is the start address of the PCM code.


The ST15~ST0 is used to define the start address of each PCM code and reads the waveform data from this location. The HT36F6 provides 16 input data lines from WA16~WA0, the ST15~ST0 is used to locate the major 12 bits .e. WA16~WA5 and the undefined data from WA4~WA0 is always set as 00000b. In other words, the WA16~WA0=ST15~ST0×2<sup>5</sup>. So each PCM code has to be located at a multiple of 32. Otherwise, the PCM code will not be read out correctly because it has a wrong start code.

• Waveform format definition

The HT36F6 accepts two waveform formats to ensure a more economical data space. WBS is used to define the sample format of each PCM code.

- WBS=0 means the sample format is 8-bit
- WBS=1 means the sample format is 12-bit

The 12-bit sample format allocates location to each sample data. Please refer to the waveform format statement as shown below.





Repeat number definition

The repeat number is used to define the address which is the repeat point of the sample. When the repeat number is defined, it will be output from the start code to the end code once and always output the range between the repeat address to the end code (80H) until the volume become close.

The RE12~RE0 is used to calculate the repeat address of the PCM code. The process for setting the RE12~RE0 is to write the 2's complement of the repeat length to RE12~RE0, with the highest carry ignored. The HT36F6 will get the repeat address by adding the RE12~RE0 to the address of the end code, then jump to the address to repeat this range.

Volume control

The HT36F6 provides the volume control independently. The volume are controlled by VR9~VR0 respectively. The chip provides 1024 levels of controllable volume, the 000H is the maximum and 3FFH is the minimum output volume.

• The PCM code definition

The HT36F6 can only solve the voice format of the signed 8-bit or 12-bit raw PCM. And the MCU will take the voice code 80H as the end code.

So each PCM code section must be ended with the end code 80H.

• Digital to Analog Converter - DAC

The HT36F6 provides one 16-bit voltage type DAC device controlled by the MCU or Wavetable Synthesizer for driving the external speaker through an external NPN transistor. It is in fact an optional object used for Wavetable Synthesizer DAC or general DAC, this is chosen by DAC control register. If the general DAC is chosen for application, then the Wavetable Synthesizer is disabled since the DAC is taken up and controlled by the MCU. If general DAC is selected, the programmer must write the voice data to register DAL and DAH to get the corresponding analog data. If Mask Option enables the DAC register and the SELW, then the following table comes useful.

Bit No.	Label	Function
Bit7~Bit3		No used
Bit2	SELWL	SELWL=1, left channel DAC data from wavetable SELWL=0, left channel DAC data from MCU (Default)
Bit1	DAON	DAON=1: DAC ON DAON=0: DAC OFF (Default)
Bit0	SELWR	SELWR=1, Right Channel DAC data from Wavetable SELWR=0, Right Channel DAC data from MCU (Default)




## Mask Option

www.DataSheet4U.com

No.	Mask Option	Function	
1	WDT source	On-chip RC/Instruction clock/ disable WDT	
2	CLRWDT times	One time, two times (CLR WDT1/WDT2)	
3	Wake-up	PA only	
4	Pull-High	PA, PB, PC input	
5	OSC mode	Crystal or Resistor type	
6	LVR	Enable/disable	
7	LVD	2.2V/3.3V	

# **Application Circuit**



Rev. 1.00



## Instruction Set Summary

www.DataSheet4U.com

Mnemonic	Description	Instruction Cycle	Flag Affected
Arithmetic		1	
ADD A,[m] ADDM A,[m] ADD A,x ADC A,[m] ADCM A,[m] SUB A,x SUB A,[m] SUBM A,[m] SBC A,[m] DAA [m]	Add data memory to ACC Add ACC to data memory Add immediate data to ACC Add data memory to ACC with carry Add ACC to data memory with carry Subtract immediate data from ACC Subtract data memory from ACC Subtract data memory from ACC with result in data memory Subtract data memory from ACC with carry Subtract data memory from ACC with carry and result in data memory Decimal adjust ACC for addition with result in data memory	$\begin{array}{c c} 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \end{array}$	Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV C
Logic Operati	ion		
AND A,[m] OR A,[m] XOR A,[m] ANDM A,[m] ORM A,[m] XORM A,[m] AND A,x OR A,x XOR A,x CPL [m] CPLA [m]	AND data memory to ACC OR data memory to ACC Exclusive-OR data memory to ACC AND ACC to data memory OR ACC to data memory Exclusive-OR ACC to data memory AND immediate data to ACC OR immediate data to ACC Exclusive-OR immediate data to ACC Complement data memory Complement data memory with result in ACC	$ \begin{array}{c c} 1 \\ 1 \\ 1 \\ 1^{(1)} \\ 1^{(1)} \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1$	Z Z Z Z Z Z Z Z Z Z Z Z
Increment & I			
INCA [m] INC [m] DECA [m] DEC [m]	Increment data memory with result in ACC Increment data memory Decrement data memory with result in ACC Decrement data memory	1 1 <sup>(1)</sup> 1 1 <sup>(1)</sup>	Z Z Z Z
Rotate			
RRA [m] RR [m] RRCA [m] RRC [m] RLA [m] RLCA [m] RLCA [m]	Rotate data memory right with result in ACC Rotate data memory right Rotate data memory right through carry with result in ACC Rotate data memory right through carry Rotate data memory left with result in ACC Rotate data memory left Rotate data memory left Rotate data memory left through carry with result in ACC Rotate data memory left through carry	$ \begin{array}{c} 1\\ 1^{(1)}\\ 1\\ 1^{(1)}\\ 1\\ 1^{(1)}\\ 1\\ 1^{(1)} \end{array} $	None C C None None C C
Data Move			
MOV A,[m] MOV [m],A MOV A,x	Move data memory to ACC Move ACC to data memory Move immediate data to ACC	1 1 <sup>(1)</sup> 1	None None None
Bit Operation		(4)	
CLR [m].i SET [m].i	Clear bit of data memory Set bit of data memory	1 <sup>(1)</sup> 1 <sup>(1)</sup>	None None



Mnemonic	Description	Instruction Cycle	Flag Affected
Branch			
JMP addr	Jump unconditionally	2	None
SZ [m]	Skip if data memory is zero	1 <sup>(2)</sup>	None
SZA [m]	Skip if data memory is zero with data movement to ACC	1 <sup>(2)</sup>	None
SZ [m].i	Skip if bit i of data memory is zero	1 <sup>(2)</sup>	None
SNZ [m].i	Skip if bit i of data memory is not zero	1 <sup>(2)</sup>	None
SIZ [m]	Skip if increment data memory is zero	1 <sup>(3)</sup>	None
SDZ [m]	Skip if decrement data memory is zero	1 <sup>(3)</sup>	None
SIZA [m]	Skip if increment data memory is zero with result in ACC	1 <sup>(2)</sup>	None
SDZA [m]	Skip if decrement data memory is zero with result in ACC	1 <sup>(2)</sup>	None
CALL addr	Subroutine call	2	None
RET	Return from subroutine	2	None
RET A,x	Return from subroutine and load immediate data to ACC	2	None
RETI	Return from interrupt	2	None
Table Read			
TABRDC [m]	Read ROM code (current page) to data memory and TBLH	2 <sup>(1)</sup>	None
TABRDL [m]	Read ROM code (last page) to data memory and TBLH	2 <sup>(1)</sup>	None
Miscellaneou	S		
NOP	No operation	1	None
CLR [m]	Clear data memory	1 <sup>(1)</sup>	None
SET [m]	Set data memory	1 <sup>(1)</sup>	None
CLR WDT	Clear Watchdog Timer	1	TO,PDF
CLR WDT1	Pre-clear Watchdog Timer	1	TO <sup>(4)</sup> ,PDF <sup>(4)</sup>
CLR WDT2	Pre-clear Watchdog Timer	1	TO <sup>(4)</sup> ,PDF <sup>(4)</sup>
SWAP [m]	Swap nibbles of data memory	1 <sup>(1)</sup>	None
SWAPA [m]	Swap nibbles of data memory with result in	1	None
HALT	Enter Power Down Mode	1	TO,PDF

- Note: x: Immediate data
  - m: Data memory address
  - A: Accumulator
  - i: 0~7 number of bits
  - addr: Program memory address
  - $\checkmark$ : Flag is affected
  - -: Flag is not affected
  - <sup>(1)</sup>: If a loading to the PCL register occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks).
  - <sup>(2)</sup>: If a skipping to the next instruction occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks). Otherwise the original instruction cycle is unchanged.
  - $^{(3)}$ :  $^{(1)}$  and  $^{(2)}$
  - <sup>(4)</sup>: The flags may be affected by the execution status. If the Watchdog Timer is cleared by executing the "CLR WDT1" or "CLR WDT2" instruction, the TO and PDF are cleared. Otherwise the TO and PDF flags remain unchanged.



# **Instruction Definition**

www.DataSheet4U.com

ADC A,[m]	Add data ı		-			
Description	The conte multaneou					
Operation	$ACC \leftarrow AC$	CC+[m]+C	)			
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
			$\checkmark$	$\checkmark$	$\checkmark$	
DCM A,[m]	Add the ad	ccumulato	or and carr	y to data r	nemory	
Description	The conte multaneou					
peration	$[m] \leftarrow AC$	C+[m]+C				
fected flag(s)						
	ТО	PDF	OV	Z	AC	С
				$\checkmark$	$\checkmark$	$\checkmark$
D A,[m]	Add data i	memory to	the accu	mulator		
escription	The conte stored in t		•	data mem	ory and th	e accumu
peration	$ACC \leftarrow AC$	CC+[m]				
ffected flag(s)						
	ТО	PDF	OV	Z	AC	С
			$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
D A,x	Add imme	diate data	to the acc	cumulator		
escription	The conte accumulat		accumulat	or and the	specified	data are a
peration	$ACC \leftarrow AC$	CC+x				
fected flag(s)						
fected flag(s)	ТО	PDF	OV	Z	AC	С
ffected flag(s)		PDF	OV √	Z √	AC √	С √
	TO — Add the ad		V	$\checkmark$	$\checkmark$	-
ADDM A,[m]	_	 ccumulato nts of the	or to the data specified of	√ ta memor	√ y	V
DDM A,[m] Description	Add the ad The conte	ccumulato nts of the he data m	or to the data specified of	√ ta memor	√ y	V
DDM A,[m] Description	Add the ad The conte stored in t	ccumulato nts of the he data m	or to the data specified of	√ ta memor	√ y	V
Affected flag(s) ADDM A,[m] Description Operation Affected flag(s)	Add the ad The conte stored in t	ccumulato nts of the he data m	or to the data specified of	√ ta memor	√ y	V

HOLTEK

AND A_{1}(n)       Logical AND accumulator and the specified data memory perform a bitwise logical_AND operation         Description       Data in the accumulator and the specified data memory perform a bitwise logical_AND operation         ARD A,x       Logical AND immediate data to the accumulator         Description       Data in the accumulator and the specified data memory perform a bitwise logical_AND operation.         The result is stored in the accumulator         Description       Data in the accumulator and the specified data perform a bitwise logical_AND operation.         The result is stored in the accumulator.         Operation       ACC <- ACC "AND" x         Affected flag(s)       TO       PDF       OV       Z       AC       C         ANDM A,[m]       Logical AND data memory with the accumulator       Description       Data in the specified data memory.       Operation         ARDM A,[m]       Logical AND data memory and the accumulator perform a bitwise logical_AND operation. The result is stored in the data memory.         Operation       [m] <- ACC "AND" [m]         Affected flag(s)       TO       PDF       OV       Z       AC       C         CALL addr       Subroutine call       Description       To in the specified data memory and the address is then loaded. Program execution continues with the instruction unconditionally calls a subroutine located at the indicated address. The program co		Logical AND accumulator with data memory www.DataSheet4U.c
eration. The result is stored in the accumulator.         Operation       ACC $\leftarrow$ ACC "AND" [m]         Affected flag(s) $             \frac{ TO PDF OV Z ACC}{$	AND A,[m] Description	
Affected flag(s) $ \hline TO  PDF  OV  Z  AC  C \\ \hline \Box  \Box  \Box  \Box  \Box  \Box  \Box  \Box  \Box  \Box$	Decomption	
TO       PDF       OV       Z       AC       C         Image: Image	Operation	ACC ← ACC "AND" [m]
AND A,x       Logical AND immediate data to the accumulator         Description       Data in the accumulator and the specified data perform a bitwise logical_AND operation. The result is stored in the accumulator.         Operation       ACC $\leftarrow$ ACC "AND" x         Affected flag(s) $\overline{10}$ $\overline{PDF}$ $\overline{0V}$ $\overline{2}$ $AC$ $\overline{C}$ AND A,[m]       Logical AND data memory with the accumulator $\overline{10}$	Affected flag(s)	
AND A,x       Logical AND immediate data to the accumulator         Description       Data in the accumulator and the specified data perform a bitwise logical_AND operation. The result is stored in the accumulator.         Operation       ACC $\leftarrow$ ACC "AND" x         Affected flag(s) $             \frac{TO}{PDF} OV Z ACC C \\          ANDM A,[m]       Logical AND data memory with the accumulator         Description       Data in the specified data memory and the accumulator perform a bitwise logical_AND operation. The result is stored in the data memory.         Operation       [m] \leftarrow ACC "AND" [m]         Affected flag(s)                    \frac{TO}{PDF} OV Z AC C \\          Operation       [m] \leftarrow ACC "AND" [m]         Affected flag(s)                    \frac{TO}{PDF} OV Z AC C \\          Operation       [m] \leftarrow ACC "AND" [m]         Affected flag(s)                    \frac{TO}{PDF} OV Z AC C \\            $		TO PDF OV Z AC C
Description       Data in the accumulator and the specified data perform a bitwise logical_AND operation. The result is stored in the accumulator.         Operation       ACC $\leftarrow$ ACC "AND" x         Affected flag(s) $\overline{10}$ PDF $\overline{0V}$ Z AC C <b>ANDM A,[m]</b> Logical AND data memory with the accumulator         Description       Data in the specified data memory and the accumulator perform a bitwise logical_AND operation. The result is stored in the data memory.         Operation       [m] $\leftarrow$ ACC "AND" [m]         Affected flag(s) $\overline{10}$ PDF $\overline{0V}$ Z AC C $\overline{10}$ PDF $\overline{0V}$ Z AC C $\overline{10}$ $\overline{10}$ PDF $\overline{0V}$ Z AC C $\overline{10}$ $\overline{10}$ PDF $\overline{0V}$ Z AC C $\overline{10}$ Affected flag(s) $\overline{10}$ PDF $\overline{0V}$ Z AC C $\overline{10}$ PDF $\overline{0V}$ Z AC C $\overline{10}$ $\overline{10}$ PDF $\overline{10}$ V Z AC C $\overline{10}$ <td></td> <td></td>		
The result is stored in the accumulator.         Operation       ACC $\leftarrow$ ACC "AND" x         Affected flag(s) $\overline{D}$ $\overline{Z}$ $\overline{AC}$ $\overline{C}$ $\overline{D}$ $\overline{PPF}$ $\overline{OV}$ $\overline{Z}$ $\overline{AC}$ $\overline{C}$ $\overline{D}$ $\overline{DPF}$ $\overline{OV}$ $\overline{Z}$ $\overline{AC}$ $\overline{C}$ $\overline{D}$ $\overline{D}$ $\overline{V}$ $\overline{X}$ $\overline{AC}$ $\overline{C}$ $\overline{D}$ $\overline{D}$ $\overline{V}$ $\overline{X}$ $\overline{AC}$ $\overline{C}$ $\overline{D}$ $\overline{D}$ $\overline{U}$ $\overline{Z}$ $\overline{AC}$ $\overline{C}$ $\overline{D}$ $\overline{D}$ $\overline{U}$ </td <td>AND A,x</td> <td>Logical AND immediate data to the accumulator</td>	AND A,x	Logical AND immediate data to the accumulator
Operation       ACC $\leftarrow$ ACC "AND" x         Affected flag(s)	Description	Data in the accumulator and the specified data perform a bitwise logical_AND operation.
Affected flag(s)		The result is stored in the accumulator.
TO       PDF       OV       Z       AC       C $   -$ <td></td> <td><math>ACC \leftarrow ACC "AND" x</math></td>		$ACC \leftarrow ACC "AND" x$
ANDM A,[m]       Logical AND data memory with the accumulator         Description       Data in the specified data memory and the accumulator perform a bitwise logical_AND operation. The result is stored in the data memory.         Operation       [m] $\leftarrow ACC "AND" [m]$ Affected flag(s) $\overline{TO}$ $\overline{PDF}$ $\overline{OV}$ $\overline{Z}$ $\overline{AC}$ $\overline{C}$ CALL addr       Subroutine call $\overline{Description}$ The instruction unconditionally calls a subroutine located at the indicated address. The program counter increments once to obtain the address of the next instruction, and pushes this onto the stack. The indicated address is then loaded. Program execution continues with the instruction at this address.         Operation       Stack $\leftarrow$ Program Counter+1 Program Counter+1 Program Counter $\leftarrow$ addr         Affected flag(s) $\overline{TO}$ $\overline{PDF}$ $\overline{OV}$ $\overline{Z}$ $\overline{AC}$ $\overline{C}$ CLR [m]       Clear data memory       Clear data memory $\overline{Clear data memory}$ $\overline{Clear data memory}$ Description       The contents of the specified data memory are cleared to 0. $\overline{O}$ $\overline{O}$ $\overline{A}$ $\overline{C}$ Operation       [m] $\leftarrow$ $\overline{OV}$ $\overline{Z}$ $\overline{AC}$ $\overline{C}$ $\overline{C}$ $\overline{C}$ $\overline{C}$ $\overline{C}$ $\overline{C}$ $\overline{C}$ $\overline{C}$ $\overline{C}$	Affected flag(s)	
ANDM A.[m]       Logical AND data memory with the accumulator         Description       Data in the specified data memory and the accumulator perform a bitwise logical_AND operation. The result is stored in the data memory.         Operation $[m] \leftarrow ACC "AND" [m]$ Affected flag(s)		TO PDF OV Z AC C
Description       Data in the specified data memory and the accumulator perform a bitwise logical_AND operation. The result is stored in the data memory.         Operation $[m] \leftarrow ACC "AND" [m]$ Affected flag(s) $\boxed{TO  PDF  OV  Z  AC  C}{\_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ $		
Description       Data in the specified data memory and the accumulator perform a bitwise logical_AND operation. The result is stored in the data memory.         Operation $[m] \leftarrow ACC "AND" [m]$ Affected flag(s) $\boxed{TO  PDF  OV  Z  AC  C}{\_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ $		Logical AND data memory with the accumulator
eration. The result is stored in the data memory.         Operation $[m] \leftarrow ACC "AND" [m]$ Affected flag(s)		
Affected flag(s) $\overline{TO  PDF  OV  Z  AC  C}$ $- \ - \ - \ - \ - \ - \ - \ - \ - \ - \$	Description	
TOPDFOVZACCCALL addrSubroutine callDescriptionThe instruction unconditionally calls a subroutine located at the indicated address. The program counter increments once to obtain the address of the next instruction, and pushes this onto the stack. The indicated address is then loaded. Program execution continues with the instruction at this address.OperationStack $\leftarrow$ Program Counter+1 Program Counter $\leftarrow$ addrAffected flag(s)TOPDFOVZACCCLR [m]Clear data memory DescriptionThe contents of the specified data memory are cleared to 0.Operation[m] $\leftarrow$ 00HAffected flag(s)	Operation	[m] ← ACC "AND" [m]
CALL addr       Subroutine call         Description       The instruction unconditionally calls a subroutine located at the indicated address. The program counter increments once to obtain the address of the next instruction, and pushes this onto the stack. The indicated address is then loaded. Program execution continues with the instruction at this address.         Operation       Stack $\leftarrow$ Program Counter+1 Program Counter $\leftarrow$ addr         Affected flag(s) $TO$ $PDF$ $OV$ $Z$ $AC$ $C$ CLR [m]       Clear data memory       Clear data memory       The contents of the specified data memory are cleared to 0.       Operation         Operation $[m] \leftarrow 00H$ Affected flag(s)       The contents of the specified data memory are cleared to 0.	Affected flag(s)	
CALL addr       Subroutine call         Description       The instruction unconditionally calls a subroutine located at the indicated address. The program counter increments once to obtain the address of the next instruction, and pushes this onto the stack. The indicated address is then loaded. Program execution continues with the instruction at this address.         Operation       Stack $\leftarrow$ Program Counter+1 Program Counter $\leftarrow$ addr         Affected flag(s) $TO$ PDF       OV       Z       AC       C $       -$ CLR [m]       Clear data memory       Clear data memory       The contents of the specified data memory are cleared to 0.       Operation         Affected flag(s)       [m] $\leftarrow$ 00H       Affected flag(s) $   -$		TO PDF OV Z AC C
Description       The instruction unconditionally calls a subroutine located at the indicated address. The program counter increments once to obtain the address of the next instruction, and pushes this onto the stack. The indicated address is then loaded. Program execution continues with the instruction at this address.         Operation       Stack $\leftarrow$ Program Counter+1 Program Counter $\leftarrow$ addr         Affected flag(s)       TO       PDF       OV       Z       AC       C         CLR [m]       Clear data memory       Clear data memory       Clear data memory are cleared to 0.       Operation       Image: Mathematicate the specified data memory are cleared to 0.         Operation       Image: Mathematicate the specified data memory are cleared to 0.       Image: Mathematicate the specified data memory are cleared to 0.         Operation       Image: Mathematicate the specified data memory are cleared to 0.       Image: Mathematicate the specified data memory are cleared to 0.         Operation       Image: Mathematicate the specified data memory are cleared to 0.       Image: Mathematicate the specified data memory are cleared to 0.         Operation       Image: Mathematicate the specified data memory are cleared to 0.       Image: Mathematicate the specified data memory are cleared to 0.         Operation       Image: Mathematicate the specified data memory are cleared to 0.       Image: Mathematicate the specified data memory are cleared to 0.         Operation       Image: Mathematicate the specified data memory are cleared to 0.		
Description       The instruction unconditionally calls a subroutine located at the indicated address. The program counter increments once to obtain the address of the next instruction, and pushes this onto the stack. The indicated address is then loaded. Program execution continues with the instruction at this address.         Operation       Stack $\leftarrow$ Program Counter+1 Program Counter $\leftarrow$ addr         Affected flag(s) $\overline{TO  PDF  OV  Z  AC  C}$ CLR [m]       Clear data memory         Description       The contents of the specified data memory are cleared to 0.         Operation       [m] $\leftarrow 00H$		
program counter increments once to obtain the address of the next instruction, and pushes this onto the stack. The indicated address is then loaded. Program execution continues with the instruction at this address.         Operation       Stack $\leftarrow$ Program Counter+1 Program Counter $\leftarrow$ addr         Affected flag(s) $\overline{TO  PDF  OV  Z  AC  C}$ $ -$ <b>CLR [m]</b> Clear data memory         Description       The contents of the specified data memory are cleared to 0.         Operation       [m] $\leftarrow$ 00H	CALL addr	Subroutine call
this onto the stack. The indicated address is then loaded. Program execution continues with the instruction at this address.         Operation       Stack $\leftarrow$ Program Counter+1 Program Counter $\leftarrow$ addr         Affected flag(s) $\overline{TO  PDF  OV  Z  AC  C}$ CLR [m]       Clear data memory         Description       The contents of the specified data memory are cleared to 0.         Operation       [m] $\leftarrow 00H$ Affected flag(s) $\overline{POF  OV  Z  AC  C}$	Description	
with the instruction at this address.         Operation       Stack $\leftarrow$ Program Counter+1 Program Counter $\leftarrow$ addr         Affected flag(s)         Image: TO       PDF       OV       Z       AC       C         Image: I		
Affected flag(s) $TO$ PDF       OV       Z       AC       C         -       -       -       -       -       -       -         CLR [m]       Clear data memory       Clear data memory       Clear data memory are cleared to 0.         Operation       [m] $\leftarrow$ 00H       Affected flag(s)       -       -		
Affected flag(s) $TO$ PDF       OV       Z       AC       C         -       -       -       -       -       -       -         CLR [m]       Clear data memory       Clear data memory       -       -       -         Description       The contents of the specified data memory are cleared to 0.       Operation       [m] $\leftarrow$ 00H       -         Affected flag(s)       -       -       -       -       -	Operation	Stack $\leftarrow$ Program Counter+1
TOPDFOVZACCCLR [m]Clear data memoryClear data memoryDescriptionThe contents of the specified data memory are cleared to 0.Operation $[m] \leftarrow 00H$ Affected flag(s)-		Program Counter ← addr
CLR [m]       Clear data memory         Description       The contents of the specified data memory are cleared to 0.         Operation       [m] ← 00H         Affected flag(s)	Affected flag(s)	
Description       The contents of the specified data memory are cleared to 0.         Operation       [m] ← 00H         Affected flag(s)		TO PDF OV Z AC C
Description       The contents of the specified data memory are cleared to 0.         Operation       [m] ← 00H         Affected flag(s)		
Operation [m] ← 00H Affected flag(s)	CLR [m]	Clear data memory
Affected flag(s)	Description	The contents of the specified data memory are cleared to 0.
	Operation	[m] ← 00H
TO     PDF     OV     Z     AC     C	Affected flag(s)	
		TO PDF OV Z AC C



CLR [m].i	Clear bit	of data me	mory				www.DataSheet4U.com
Description	The bit i c	of the spec	ified data	memory is	cleared to	0.	
Operation	[m].i ← 0						
Affected flag(s)							_
	то	PDF	OV	Z	AC	С	
		_					]
CLR WDT	Clear Wa	tchdog Tin	ner				
Description	The WDT cleared.	is cleared	(clears the	e WDT). Ti	he power d	lown bit (P	DF) and time-out bit (TO) are
Operation	WDT $\leftarrow$ 0 PDF and						
Affected flag(s)							1
	то	PDF	OV	Z	AC	С	
	0	0	_	_	_	—	
CLR WDT1	Preclear	Watchdog	Timer				
Description	of this inst	truction wit	hout the o	ther precle	ear instruct	ion just set	also cleared. Only execution ts the indicated flag which im- F flags remain unchanged.
Operation	WDT $\leftarrow$ 0						
Affected flag(s)							
	то	PDF	OV	Z	AC	С	
	0*	0*					
CLR WDT2	Preclear	Watchdog	Timer				
Description	of this ins	struction w	ithout the	other prec	lear instru	ction, sets	also cleared. Only execution the indicated flag which im- F flags remain unchanged.
Operation	WDT $\leftarrow$ ( PDF and	00H*					
Affected flag(s)							
	ТО	PDF	OV	Z	AC	С	
	0*	0*					
CPL [m]	Complem	ient data n	nemory				
Description					s logically nged to 0 a		ented (1's complement). Bits ersa.
Operation	$[m] \leftarrow [\overline{m}]$	]					
Affected flag(s)							
	то	PDF	OV	Z	AC	С	
		_	_	$\checkmark$	_		



CPLA [m]	Complem	ient data m	emory and	d place re	sult in the	accumulat	tor www.DataSheet4U.com
Description	which pre	viously cor	ntained a 1	are chang	ged to 0 an	d vice-vers	ented (1's complement). Bits sa. The complemented result emory remain unchanged.
Operation	ACC ← [	m]					
Affected flag(s)							1
	ТО	PDF	OV	Z	AC	С	-
	_	_	—	V			
DAA [m]	Decimal-/	Adjust accu	umulator fo	or addition	I		
Description	lator is div carry (AC justment i carry (AC	vided into t 1) will be d is done by a	wo nibbles one if the le adding 6 to t; otherwise	s. Each ni ow nibble o the origir e the origir	bble is adj of the accu nal value if nal value re	usted to th imulator is the origina emains un	Decimal) code. The accumu- ne BCD code and an internal greater than 9. The BCD ad- al value is greater than 9 or a changed. The result is stored ted.
Operation	then [m].3 else [m].3 and If ACC.7~ then [m].7	-ACC.0 >9 3~[m].0 ← 3~[m].0 ← ( -ACC.4+A0 7~[m].4 ← (	(ACC.3~A (ACC.3~A C1 >9 or C ACC.7~A(	CC.0), AC =1 CC.4+6+A	:1=0 C1,C=1		
Affected flag(s)							
	то	PDF	OV	Z	AC	С	
	_	_		—		$\checkmark$	
DEC [m]	Decreme	nt data me	mory				
Description	Data in th	e specified	l data mer	mory is de	cremented	l by 1.	
Operation	[m] ← [m]	]—1					
Affected flag(s)							_
	то	PDF	OV	Z	AC	С	-
	_	_		$\checkmark$			
DECA [m]	Decreme	nt data me	mory and	place resu	ult in the a	ccumulato	r
Description		e specified ontents of					ng the result in the accumula-
Operation	ACC ← [r	n]—1					
Affected flag(s)							_
	ТО	PDF	OV	Z	AC	С	_
		_		$\checkmark$			



HALT	Enter Pov	ver Down	Mode				www.DataSheet4U.com
Description	the RAM a	and registe	ers are reta	ained. The		prescaler	ystem clock. The contents of are cleared. The power down
Operation	Program ( PDF $\leftarrow 1$ TO $\leftarrow 0$	Counter ←	Program	Counter+	1		
Affected flag(s)							
	то	PDF	OV	Z	AC	С	
	0	1					
INC [m]	Increment	t data men	nory				
Description	Data in th	e specified	d data mer	mory is inc	remented	by 1	
Operation	[m] ← [m]	+1					
Affected flag(s)							
	то	PDF	OV	Z	AC	С	
			_	$\checkmark$			
INCA [m]	Increment	t data men	nory and p	lace resul	t in the acc	cumulator	
Description	Data in the	e specified	data men	nory is incr		oy 1, leavir	ng the result in the accumula-
Operation	ACC ← [r	n]+1		-		-	
Affected flag(s)							
	то	PDF	OV	Z	AC	С	
				$\checkmark$			
JMP addr	Directly ju	mp					
Description		am counte	-		he directly	-specified	address unconditionally, and
Operation		Counter ←					
Affected flag(s)	0						
	то	PDF	OV	Z	AC	С	
MOV A,[m]	Move data	a memory	to the acc	umulator			
Description	The conte	ents of the	specified	data mem	ory are cop	pied to the	accumulator.
Operation	ACC ← [r						
Affected flag(s)	-						
	то	PDF	OV	Z	AC	С	
	_	_	_	_	_		
					•	•	

Rev. 1.00



MOV A,x	Move imn	nediate da	ta to the a	ccumulato	or	
Description	The 8-bit	data speci	fied by the	e code is le	baded into	the accu
Operation	$ACC \leftarrow x$					
Affected flag(s)						
	то	PDF	OV	Z	AC	С
					1	
MOV [m],A	Move the	accumula	tor to data	memory		
Description	The conte memories	ents of the s).	accumulat	or are cop	ied to the	specified
Operation	[m] ←AC	С				
Affected flag(s)						
	то	PDF	OV	Z	AC	С
						_
NOP	No opera					
Description	No opera	tion is perf	ormed. Ex	ecution co	ontinues w	rith the ne
Operation	Program	Counter ←	- Program	Counter+	1	
Affected flag(s)						
	то	PDF	OV	Z	AC	С
		_			_	
OR A,[m]	Logical O	R accumu	lator with o	data mem	ory	
Description		e accumu				
	form a bit	wise logica	al_OR ope	ration. Th	e result is	stored in
Operation	$ACC \leftarrow A$	CC "OR"	[m]			
Affected flag(s)						
	то	PDF	OV	Z	AC	С
		—		$\checkmark$		_
OR A,x	Logical O	R immedia	ate data to	the accur	nulator	
Description		ne accumu t is stored			ed data pe	erform a l
Operation	$ACC \leftarrow A$	CC "OR"	x			
Affected flag(s)						
	то	PDF	OV	Z	AC	С
	_	_			_	_
	L	1	1		1	
ORM A,[m]	Logical O	R data me	mory with	the accur	nulator	
Description		he data m gical_OR d				
			_			
Operation	[m] ←AC	C "OR" [m	]			
Operation Affected flag(s)	[m] ←AC	C ″OR″ [m	]			
	[m] ←AC	C "OR" [m 	] 	Z	AC	С
		_		Z √	AC	C

Rev. 1.00

24



RET	Return from subroutine	www.DataSheet4U.cor
Description	The program counter is restored from the stack. This is a 2-cycl	e instruction.
Operation	Program Counter ← Stack	
Affected flag(s)		
	TO PDF OV Z AC C	
RET A,x	Return and place immediate data in the accumulator	
Description	The program counter is restored from the stack and the accumula fied 8-bit immediate data.	ator loaded with the speci-
Operation	Program Counter $\leftarrow$ Stack ACC $\leftarrow$ x	
Affected flag(s)		
	TO PDF OV Z AC C	
RETI	Return from interrupt	
Description	The program counter is restored from the stack, and interrupts a	are enabled by setting the
	EMI bit. EMI is the enable master (global) interrupt bit.	
Operation	Program Counter ← Stack EMI ← 1	
Affected flag(s)		
	TO PDF OV Z AC C	
RL [m]	Rotate data memory left	
Description	The contents of the specified data memory are rotated 1 bit left wi	th bit 7 rotated into bit 0.
Operation	[m].(i+1) ← [m].i; [m].i:bit i of the data memory (i=0~6) [m].0 ← [m].7	
Affected flag(s)		
	TO PDF OV Z AC C	
RLA [m]	Rotate data memory left and place result in the accumulator	
Description	Data in the specified data memory is rotated 1 bit left with bit 7 rot rotated result in the accumulator. The contents of the data mem	-
Operation	ACC.(i+1) $\leftarrow$ [m].i; [m].i:bit i of the data memory (i=0~6) ACC.0 $\leftarrow$ [m].7	-
Affected flag(s)		
	TO PDF OV Z AC C	

							HT36F6
RLC [m]	Rotate dat	a memor	y left throu	igh carry			www.DataSheet4L
Description							are rotated 1 bit left. Bit 7 re- bit 0 position.
Operation	[m].(i+1) ← [m].0 ← C C ← [m].7		n].i:bit i of t	he data m	emory (i=0	0~6)	
Affected flag(s)	0 ( [iii]./						
	ТО	PDF	OV	Z	AC	С	
			_			$\checkmark$	
RLCA [m]	Rotate left	through	carry and p	place resu	It in the ac	cumulator	
Description	carry bit ar	nd the orig	ginal carry	flag is rota	ated into bi	t 0 positior	ed 1 bit left. Bit 7 replaces the n. The rotated result is stored ain unchanged.
Operation	ACC.(i+1) ACC.0 ← C ← [m].7	С	[m].i:bit i of	f the data	memory (i	=0~6)	
Affected flag(s)							7
	то	PDF	OV	Z	AC	С	-
		—	_	_		$\checkmark$	
RR [m]	Rotate dat	a memor	y right				
Description	The conte	nts of the	specified d	lata memo	ry are rota	ted 1 bit rig	ht with bit 0 rotated to bit 7.
Operation	[m].i ← [m [m].7 ← [n		n].i:bit i of t	he data m	emory (i=0	0~6)	
Operation Affected flag(s)			n].i:bit i of t	he data m	emory (i=0	0~6)	1
			n].i:bit i of t	he data m	emory (i=0	0~6) C	
	[m].7 ← [n	n].0					
Affected flag(s)	[m].7 ← [n	n].0 PDF —	OV	Z	AC		
	[m].7 ← [n TO — Rotate rigi Data in the	n].0 PDF — nt and pla	OV — ace result in d data mer	Z — n the accu mory is rot	AC — mulator ated 1 bit	C —	bit 0 rotated into bit 7, leaving memory remain unchanged.
Affected flag(s) RRA [m] Description	[m].7 $\leftarrow$ [n] TO Rotate right Data in the the rotated ACC.(i) $\leftarrow$	PDF — nt and pla e specified result in [m].(i+1)	OV — ace result in d data mer the accum	Z — n the accu mory is rot ulator. The	AC — mulator ated 1 bit	C — right with b	-
Affected flag(s) <b>RRA [m]</b> Description Operation	[m].7 ← [n TO — Rotate rigi Data in the the rotated	PDF — nt and pla e specified result in [m].(i+1)	OV — ace result in d data mer the accum	Z — n the accu mory is rot ulator. The	AC — mulator ated 1 bit	C — right with b	-
Affected flag(s)	[m].7 $\leftarrow$ [n] TO Rotate right Data in the the rotated ACC.(i) $\leftarrow$	PDF — nt and pla e specified result in [m].(i+1)	OV — ace result in d data mer the accum	Z — n the accu mory is rot ulator. The	AC — mulator ated 1 bit	C — right with b	-
Affected flag(s) <b>RRA [m]</b> Description Operation	[m].7 $\leftarrow$ [n] TO - Rotate rigit Data in the the rotateo ACC.(i) $\leftarrow$ ACC.7 $\leftarrow$	PDF — nt and pla e specified I result in [m].(i+1) [m].0	OV — d data mer the accum ; [m].i:bit i	Z — n the accu mory is rot ulator. The of the data	AC — mulator ated 1 bit contents a memory	C — right with b of the data (i=0~6)	-
Affected flag(s) <b>RRA [m]</b> Description Operation Affected flag(s)	[m].7 $\leftarrow$ [n] TO TO Rotate rigil Data in the the rotated ACC.(i) $\leftarrow$ ACC.7 $\leftarrow$ TO 	PDF — ht and pla e specified I result in [m].(i+1) [m].0 PDF —	OV 	Z m the accu mory is rot ulator. The of the data Z 	AC mulator ated 1 bit contents a memory AC 	C — right with b of the data (i=0~6)	-
Affected flag(s) <b>RRA [m]</b> Description Operation	[m].7 $\leftarrow$ [n] TO TO Rotate righ Data in the the rotated ACC.(i) $\leftarrow$ ACC.7 $\leftarrow$ TO TO Rotate dat The conte	PDF — nt and plate e specified result in f [m].(i+1) [m].0 PDF — ta memor nts of the	OV 	Z m the accu mory is rot ulator. The of the data Z Dugh carry data men	AC mulator ated 1 bit i contents of a memory AC 	C 	-
Affected flag(s) <b>RRA [m]</b> Description Operation Affected flag(s) <b>RRC [m]</b>	[m].7 $\leftarrow$ [n] TO TO Rotate righ Data in the the rotated ACC.(i) $\leftarrow$ ACC.7 $\leftarrow$ TO TO Rotate dat The conte	PDF — nt and plate e specified I result in f [m].(i+1) [m].0 PDF — ta memor nts of the replaces ].(i+1); [m	OV ace result in d data mer the accum ; [m].i:bit i OV  y right thro e specified the carry h	Z m the accu mory is rot ulator. The of the data Z Ugh carry data men bit; the ori	AC mulator ated 1 bit contents a memory AC  hory and t ginal carry	C 	memory remain unchanged.
Affected flag(s) <b>RRA [m]</b> Description Operation Affected flag(s) <b>RRC [m]</b> Description	[m].7 ← [n] TO TO Rotate rigil Data in the the rotated ACC.(i) ← ACC.7 ← TO TO Rotate dat The conte right. Bit 0 [m].i ← [m] [m].7 ← C	PDF — nt and plate e specified I result in f [m].(i+1) [m].0 PDF — ta memor nts of the replaces ].(i+1); [m	OV ace result in d data mer the accum ; [m].i:bit i OV  y right thro e specified the carry h	Z m the accu mory is rot ulator. The of the data Z Ugh carry data men bit; the ori	AC mulator ated 1 bit contents a memory AC  hory and t ginal carry	C 	memory remain unchanged.
Affected flag(s) <b>RRA [m]</b> Description Operation Affected flag(s) <b>RRC [m]</b> Description Operation	[m].7 ← [n] TO TO Rotate rigil Data in the the rotated ACC.(i) ← ACC.7 ← TO TO Rotate dat The conte right. Bit 0 [m].i ← [m] [m].7 ← C	PDF — nt and plate e specified I result in f [m].(i+1) [m].0 PDF — ta memor nts of the replaces ].(i+1); [m]	OV ace result in d data mer the accum ; [m].i:bit i OV  y right thro e specified the carry h	Z m the accu mory is rot ulator. The of the data Z Ugh carry data men bit; the ori	AC mulator ated 1 bit contents a memory AC  hory and t ginal carry	C 	memory remain unchanged.

Rev. 1.00

RRCA [m]	Rotate rig	ht through	carry and	place res	ult in the a	accumulator	·	vvvw.DataSheet4U.
Description	the carry l	bit and the	original ca	rry flag is	rotated int	o the bit 7 p	ed 1 bit right. E osition. The rot emain unchang	tated result is
Operation	ACC.i ←   ACC.7 ← C ← [m].0		m].i:bit i of	the data	memory (i	=0~6)		
Affected flag(s)								
	ТО	PDF	OV	Z	AC	С		
	_				_	$\checkmark$		
SBC A,[m]	Subtract	data memo	orv and car	rry from th	e accumu	lator		
Description			•				ent of the carry	flag are sub-
p			•		•	the accum	•	
Operation	$ACC \leftarrow A$	.CC+[m]+C	;					
Affected flag(s)								
	ТО	PDF	OV	Z	AC	С		
			$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$		
SBCM A,[m]	Subtract	data memo	orv and car	rry from th	e accumu	lator		
Description			-	•			ant of the corra	flag are sub
				iaia mem	orv and the			
·						the data me	ent of the carry emory.	liag are sub-
		om the acc						liag are sub-
Operation	tracted fro	om the acc						liag are sub-
Operation	tracted fro	om the acc						
Operation	tracted fro [m] ← AC	om the acc C+[m]+C	umulator,	leaving th	e result in	the data m		
Operation Affected flag(s)	tracted fro [m] ← AC TO —	PDF	OV √	leaving th Z √	e result in	the data mo		
Operation Affected flag(s) SDZ [m]	tracted fro [m] ← AC TO 	C+[m]+C PDF 	OV √ ata memor	leaving th Z √ y is 0	e result in AC √	the data m C √		-
Operation Affected flag(s) SDZ [m]	tracted fro [m] ← AC TO 	PDF PDF crement da ents of the s	OV √ ata memor specified d d. If the res	Ieaving th Z  y is 0 ata memory sult is 0, th	AC √ Nry are dect	C √ remented by	emory. y 1. If the result n, fetched durin	is 0, the next
Operation Affected flag(s) SDZ [m]	tracted fro [m] ← AC TO 	PDF PDF crement dates of the sen is skipped in execution	OV √ ata memor specified d d. If the res n, is discard	Ieaving th Z  y is 0 ata memory sult is 0, th ded and a	AC √ AC √ AC AC AC AC AC AC AC AC AC AC	C √ remented by g instruction cle is replace	emory. y 1. If the result h, fetched durin ced to get the pr	is 0, the next
Operation Affected flag(s) <b>SDZ [m]</b> Description	tracted fro [m] ← AC TO Skip if dea The conte instructior instructior tion (2 cyc	PDF PDF crement da ents of the s n is skipper n execution cles). Othe	OV √ ata memor specified d d. If the res n, is discard rrwise proc	Z √ y is 0 ata memo sult is 0, th ded and a ceed with	AC √ AC √ AC AC AC AC AC AC AC AC AC AC	C √ remented by	emory. y 1. If the result h, fetched durin ced to get the pr	is 0, the next
Operation Affected flag(s) <b>SDZ [m]</b> Description Operation	tracted fro [m] ← AC TO Skip if dea The conte instruction tion (2 cyc	PDF PDF crement dates of the sen is skipped in execution	OV √ ata memor specified d d. If the res n, is discard rrwise proc	Z √ y is 0 ata memo sult is 0, th ded and a ceed with	AC √ AC √ AC AC AC AC AC AC AC AC AC AC	C √ remented by g instruction cle is replace	emory. y 1. If the result h, fetched durin ced to get the pr	is 0, the next
Operation Affected flag(s) <b>SDZ [m]</b> Description Operation	tracted fro [m] ← AC TO Skip if dec The conte instructior instructior tion (2 cyc Skip if ([m	PDF PDF crement da ents of the s n is skipper n execution cles). Othe n]-1)=0, [m	OV  ata memor specified d d. If the res h, is discard rwise proc $1 \leftarrow ([m] - 2)$	Z √ y is 0 ata memory sult is 0, the ded and a ceed with 1)	e result in AC √ AC vry are deci the following dummy cy the next in	C √ remented b g instruction cle is replac struction (1	emory. y 1. If the result h, fetched durin ced to get the pr	is 0, the next
Operation Affected flag(s) <b>SDZ [m]</b> Description Operation	tracted fro [m] ← AC TO Skip if dea The conte instruction tion (2 cyc	PDF PDF crement da ents of the s n is skipper n execution cles). Othe	OV √ ata memor specified d d. If the res n, is discard rrwise proc	Z √ y is 0 ata memo sult is 0, th ded and a ceed with	AC √ AC √ AC AC AC AC AC AC AC AC AC AC	C √ remented by g instruction cle is replace	emory. y 1. If the result h, fetched durin ced to get the pr	is 0, the next
Operation Affected flag(s) <b>SDZ [m]</b> Description Operation	tracted fro [m] ← AC TO Skip if dec The conte instructior instructior tion (2 cyc Skip if ([m	PDF PDF crement da ents of the s n is skipper n execution cles). Othe n]-1)=0, [m	OV  ata memor specified d d. If the res h, is discard rwise proc $1 \leftarrow ([m] - 2)$	Z √ y is 0 ata memory sult is 0, the ded and a ceed with 1)	e result in AC √ AC vry are deci the following dummy cy the next in	C √ remented b g instruction cle is replac struction (1	emory. y 1. If the result h, fetched durin ced to get the pr	is 0, the next
Operation Affected flag(s) <b>SDZ [m]</b> Description Operation Affected flag(s)	tracted fro [m] ← AC TO 	PDF PDF crement da ents of the s n is skipper n execution cles). Othe n]-1)=0, [m	OV  ata memor specified d d. If the res h, is discard rwise proc $1 \leftarrow ([m]^{-1})$ OV 	Z √ y is 0 ata memo sult is 0, th ded and a æed with 1) Z 	e result in AC √ ry are deci the following dummy cy the next in AC 	C √ remented by g instruction cle is replac struction (1 C 	emory. y 1. If the result h, fetched durin ced to get the pr	is 0, the next
Operation Affected flag(s) <b>SDZ [m]</b> Description Operation Affected flag(s) <b>SDZA [m]</b>	tracted fro [m] ← AC TO 	PDF PDF PDF crement da ents of the s n is skipped n executior cles). Othe n]-1)=0, [m PDF PDF 	oV  ata memor specified d d. If the res h, is discard rwise proc rwise proc $rwise proc rwise proc$	leaving the $Z$ $$ y is 0 ata memory sult is 0, the ded and a ceed with 1) $Z$ $$	e result in AC √ AC AC AC AC AC AC AC AC	C √ remented by g instruction cle is replac struction (1 C C Skip if 0	emory. y 1. If the result h, fetched durin ced to get the pr	is 0, the next ng the current roper instruc-
Operation Affected flag(s) <b>SDZ [m]</b> Description Operation Affected flag(s)	tracted fro [m] ← AC TO 	PDF PDF PDF crement da ents of the s in is skipped n execution cles). Other n]-1)=0, [m PDF PDF mt data me ents of the s in is skipped	ov ata memor specified d d. If the res is discard orwise proc $(m) - 7OVmory andspecified dd. The resu$	Z √ y is 0 ata memor sult is 0, th ded and a ceed with 1) Z place resu ata memor ult is stored	e result in AC √ rry are dect ne following dummy cy the next in AC	C √ remented by g instruction cle is replac struction (1 C	emory. y 1. If the result h, fetched durin ced to get the pr cycle). y 1. If the result ut the data men	is 0, the next of the current roper instruc-
Operation Affected flag(s) <b>SDZ [m]</b> Description Operation Affected flag(s) <b>SDZA [m]</b>	tracted fro [m] ← AC TO 	PDF PDF PDF crement da ents of the s in is skipped n execution cles). Other n = 0, [m PDF PDF mt data me ents of the s in is skipped ent skipped in skipped in skipped in skipped	ov ata memor specified d d. If the res is discard orwise proc $1 \leftarrow ([m] - 1$ OV  mory and specified d d. The resu sult is 0, th	Ieaving the z z $$ y is 0 ata memory solution is 0, the ded and a ceed with 1) z z place result is stored e following the fo	AC √ AC √ AC AC AC AC AC AC AC AC AC AC	C √ remented by g instruction cle is replac struction (1 C	y 1. If the result h, fetched durin cycle). y 1. If the result ut the data men luring the curre	is 0, the next of the current roper instruc-
Operation Affected flag(s) <b>SDZ [m]</b> Description Operation Affected flag(s)	tracted fro [m] ← AC TO 	PDF PDF PDF crement da ents of the s in is skipped n execution cles). Other n = 0, [m PDF PDF mt data me ents of the s in is skipped ent skipped in skipped in skipped in skipped	oV  ata memor specified d d. If the res is discard rwise proc $1 \leftarrow ([m] - 1)$ OV  mory and specified d d. The resu sult is 0, the led and a contract of the security of the securit	Z √ y is 0 ata memo sult is 0, th ded and a ceed with 1) Z place resu ata memo ult is store e following dummy cy	AC √ AC √ AC AC AC AC AC AC AC AC AC AC	C √ remented by g instruction cle is replac struction (1 C	emory. y 1. If the result h, fetched durin ced to get the pr cycle). y 1. If the result ut the data men	is 0, the next of the current roper instruc-
Operation Affected flag(s) <b>SDZ [m]</b> Description Operation Affected flag(s) <b>SDZA [m]</b> Description	tracted fro [m] ← AC TO 	PDF PDF PDF crement da ents of the s in is skipped in execution cles). Other in = 0, [m PDF PDF mt data me in is skipped ents of the s in is skipped in the res in is skipped	ov  ata memor specified d d. If the res rwise proc $1 \leftarrow ([m]^{-1})$ $0 \lor$ mory and specified d d. The resu sult is 0, th ded and a d	Z √ y is 0 ata memo sult is 0, th ded and a ceed with 1) Z place resu ata memo ult is store e following dummy cy the next i	AC √ AC √ AC AC AC AC AC AC AC AC AC AC	C √ remented by g instruction cle is replac struction (1 C	y 1. If the result h, fetched durin cycle). y 1. If the result ut the data men luring the curre	is 0, the next of the current roper instruc-
Operation Affected flag(s) <b>SDZ [m]</b> Description Operation Affected flag(s) <b>SDZA [m]</b> Description Operation	tracted fro [m] ← AC TO 	PDF PDF PDF crement dates in is skipped in execution cles). Other in execution cles, in execu	ov  ata memor specified d d. If the res rwise proc $1 \leftarrow ([m]^{-1})$ $0 \lor$ mory and specified d d. The resu sult is 0, th ded and a d	Z √ y is 0 ata memo sult is 0, th ded and a ceed with 1) Z place resu ata memo ult is store e following dummy cy the next i	AC √ AC √ AC AC AC AC AC AC AC AC AC AC	C √ remented by g instruction cle is replac struction (1 C	y 1. If the result h, fetched durin cycle). y 1. If the result ut the data men luring the curre	is 0, the next of the current roper instruc-
Operation Affected flag(s) <b>SDZ [m]</b> Description Operation Affected flag(s) <b>SDZA [m]</b> Description Operation Affected flag(s)	tracted fro [m] ← AC TO 	PDF PDF PDF crement dates in is skipped in execution cles). Other in execution cles, in execution cles, in execution cles, in execution cles, in execution cles, in execution cles, in execution cles, is skipped execution cles, is discard	ov  ata memor specified d d. If the res rwise proc $1 \leftarrow ([m]^{-1})$ $0 \lor$ mory and specified d d. The resu sult is 0, th ded and a d	Z √ y is 0 ata memo sult is 0, th ded and a ceed with 1) Z place resu ata memo ult is store e following dummy cy the next i	AC √ AC √ AC AC AC AC AC AC AC AC AC AC	C √ remented by g instruction cle is replac struction (1 C	y 1. If the result h, fetched durin cycle). y 1. If the result ut the data men luring the curre	is 0, the next of the current roper instruc-

Rev. 1.00



SET [m]	Set data memory	www.DataSheet4U.com
Description	Each bit of the specified data memory is set to 1.	
Operation	[m] ← FFH	
Affected flag(s)		
	TO PDF OV Z AC C	
SET [m]. i	Set bit of data memory	
Description	Bit i of the specified data memory is set to 1.	
Operation	[m].i ← 1	
Affected flag(s)		
	TO PDF OV Z AC C	
SIZ [m]	Skip if increment data memory is 0	
Description	The contents of the specified data memory are incremented by	1. If the result is 0, the fol-
	lowing instruction, fetched during the current instruction exec	
	dummy cycle is replaced to get the proper instruction (2 cycles the next instruction (1 cycle).	.). Otherwise proceed with
Operation	Skip if ([m]+1)=0, [m] $\leftarrow$ ([m]+1)	
Affected flag(s)	$ORP = (Inj, r) - O, [inj] \leftarrow (Inj, r)$	
	TO PDF OV Z AC C	
SIZA [m]	Increment data memory and place result in ACC, skip if 0	
Description	The contents of the specified data memory are incremented by	
	instruction is skipped and the result is stored in the accumula mains unchanged. If the result is 0, the following instruction, fet	
	struction execution, is discarded and a dummy cycle is re	0
	instruction (2 cycles). Otherwise proceed with the next instruct	ion (1 cycle).
Operation	Skip if ([m]+1)=0, ACC $\leftarrow$ ([m]+1)	
Affected flag(s)		
	TO PDF OV Z AC C	
CN7 [m] :	Chin if hit i of the data memory is not 0	
SNZ [m].i Description	Skip if bit i of the data memory is not 0 If bit i of the specified data memory is not 0, the next instruction is	s skipped If hit i of the data
Description	memory is not 0, the following instruction, fetched during the cu	
	is discarded and a dummy cycle is replaced to get the proper in	
	wise proceed with the next instruction (1 cycle).	
Operation	Skip if [m].i≠0	
Affected flag(s)		
	TO PDF OV Z AC C	

HOLTEK							HT36F6
SUB A,[m]	Subtract of	lata memo	ory from th	ie accumu	llator		www.DataSheet4U.cor
Description	The speci result in th			subtracted	d from the o	contents of	f the accumulator, leaving the
Operation	$ACC \leftarrow A$	CC+[m]+1					
Affected flag(s)							_
	то	PDF	OV	Z	AC	С	
			$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	
SUBM A,[m]	Subtract o	lata memo	ory from th	ie accumu	llator		
Description	The speci result in th			subtracted	d from the o	contents of	f the accumulator, leaving the
Operation	$[m] \gets AC$	C+[m]+1					
Affected flag(s)							7
	то	PDF	OV	Z	AC	С	_
		_	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	
SUB A,x	Subtract i	mmediate	data from	the accur	mulator		
Description						ctod from t	the contents of the accumula-
Description	tor, leavin						
<b>A</b>							
Operation	$ACC \leftarrow A$	CC+x+1					
Operation Affected flag(s)	ACC ← A	CC+x+1					
	ACC ← A	CC+x+1 PDF	OV	Z	AC	С	]
			OV √	Z V	AC √	C √	
		PDF	$\checkmark$	$\checkmark$	1		
Affected flag(s)	TO — Swap nibb	PDF — bles within	√ the data i nigh-order	√ memory	$\checkmark$	V	nemory (1 of the data memo-
Affected flag(s) SWAP [m]	TO — Swap nibb The low-o	PDF — bles within order and h nterchang	√ a the data i nigh-order ed.	√ memory	$\checkmark$	V	nemory (1 of the data memo-
Affected flag(s) SWAP [m] Description	TO — Swap nibb The low-o ries) are in	PDF — bles within order and h nterchang	√ a the data i nigh-order ed.	√ memory	$\checkmark$	V	nemory (1 of the data memo-
Affected flag(s) <b>SWAP [m]</b> Description Operation	TO — Swap nibb The low-o ries) are in	PDF — bles within order and h nterchang	√ a the data i nigh-order ed.	√ memory	$\checkmark$	V	nemory (1 of the data memo-
Affected flag(s) <b>SWAP [m]</b> Description Operation	TO — Swap nibb The low-o ries) are in [m].3~[m].	PDF — oles within order and h nterchang .0 ↔ [m].7	√ h the data i high-order ed. '~[m].4	√ memory nibbles of	√ F the specif	√ ied data n	nemory (1 of the data memo-
Affected flag(s) <b>SWAP [m]</b> Description Operation	TO — Swap nibb The low-o ries) are in [m].3~[m]. TO —	PDF 	√ the data i high-order ed. '~[m].4 OV 	√ memory nibbles of Z	√ F the specif	√ ied data n C	nemory (1 of the data memo-
Affected flag(s) <b>SWAP [m]</b> Description Operation Affected flag(s)	TO — Swap nibb The low-o ries) are in [m].3~[m]. TO — Swap data The low-o	PDF 	√ the data in high-order ed. '~[m].4 OV  and place high-order	√ memory nibbles of Z  e result in t nibbles of	√ i the specifi AC 	vied data n C ulator ed data me	hemory (1 of the data memo-
Affected flag(s) <b>SWAP [m]</b> Description Operation Affected flag(s) <b>SWAPA [m]</b>	TO — Swap nibb The low-o ries) are in [m].3~[m]. TO — Swap data The low-o	PDF — bles within order and h nterchang .0 $\leftrightarrow$ [m].7 PDF — a memory rder and h sult to the CC.0 $\leftarrow$ [r	√ the data in high-order ed. 7~[m].4 OV and place igh-order in accumula n].7~[m].4	✓ memory nibbles of Z = result in t nibbles of tor. The co	√ i the specifi AC 	vied data n C ulator ed data me	emory are interchanged, writ-
Affected flag(s) <b>SWAP [m]</b> Description Operation Affected flag(s) <b>SWAPA [m]</b> Description	TO — Swap nibb The low-o ries) are in [m].3~[m]. TO — Swap data The low-o ing the res ACC.3~Ar	PDF — bles within order and h nterchang .0 $\leftrightarrow$ [m].7 PDF — a memory rder and h sult to the CC.0 $\leftarrow$ [r	√ the data in high-order ed. 7~[m].4 OV and place igh-order in accumula n].7~[m].4	✓ memory nibbles of Z = result in t nibbles of tor. The co	√ i the specifi AC 	vied data n C ulator ed data me	emory are interchanged, writ-
Affected flag(s) SWAP [m] Description Operation Affected flag(s) SWAPA [m] Description Operation	TO — Swap nibb The low-o ries) are in [m].3~[m]. TO — Swap data The low-o ing the res ACC.3~Ar	PDF — bles within order and h nterchang .0 $\leftrightarrow$ [m].7 PDF — a memory rder and h sult to the CC.0 $\leftarrow$ [r	√ the data in high-order ed. 7~[m].4 OV and place igh-order in accumula n].7~[m].4	✓ memory nibbles of Z = result in t nibbles of tor. The co	√ i the specifi AC 	vied data n C ulator ed data me	emory are interchanged, writ-



SZ [m]	Skip if dat	a memor	is 0				www.Data
Description				data mem	orv are 0	the followir	ng instruction, fetched duri
Description			•		•		cycle is replaced to get t
			2 cycles). (	Otherwise	proceed w	vith the nex	t instruction (1 cycle).
Operation	Skip if [m]	=0					
Affected flag(s)							
	ТО	PDF	OV	Z	AC	С	
			_		_	—	
SZA [m]	Move data	a memory	to ACC, s	kip if 0			
Description	The conte	nts of the	specified d	lata memo	ory are copi	ied to the a	ccumulator. If the contents
	0, the follo	owing inst	ruction, fet	tched duri	ng the cur	rent instruc	ction execution, is discard
			•	-	e proper in	struction (2	2 cycles). Otherwise proce
Operation			ction (1 cyc	le).			
Operation	Skip if [m]	=0					
Affected flag(s)						-	
	ТО	PDF	OV	Z	AC	С	
	_						
SZ [m].i	Skip if bit	i of the da	ita memory	vis 0			
Description			-		he followin	a instructio	on, fetched during the curre
Description		-		-		-	ced to get the proper instru
						struction (	• · ·
Operation	Skip if [m]	.i=0					
Affected flag(s)							
	то	PDF	OV	Z	AC	С	
	_						
TABRDC [m]						data memo	•
Description		-				•	able pointer (TBLP) is mov o TBLH directly.
Operation	[m] ← RC		-		gri byte tre		J TEET directly.
Operation		`	e (high byte)	<u>ə)</u>			
Affected flag(s)	I DEIT (		, (ingit by t	0)			
/ mooted mag(e)	ТО	PDF	OV	Z	AC	С	
	10			2	70	0	
TABRDL [m]	Move the	ROM cod	e (last pag	e) to TBL	H and data	a memory	
Description	The low b	yte of RO	M code (la	st page) a	ddressed I	by the table	e pointer (TBLP) is moved
-						TBLH dired	
Operation	[m] ← RC	•	• •				
	$TBLH \leftarrow I$	ROM code	e (high byte	e)			
Affected flag(s)							
	то	PDF	OV	Z	AC	С	
		_		_		_	
	·		•		•		

	1
	$\geq$
HOLTEK	


XOR A,[m]	Logical X	OR accum	nulator with	n data me	mory	
Description					ed data m ed in the a	5 1
Operation	$ACC \leftarrow A$	CC "XOR	" [m]			
Affected flag(s)						
	то	PDF	OV	Z	AC	С
				$\checkmark$		
XORM A,[m]	Logical X	OR data n	nemory wit	th the acc	umulator	
Description	Data in the indicated data memory and the accumulator perform a bitwise logical Exclu sive OR operation. The result is stored in the data memory. The 0 flag is affected.					
Operation	$[m] \gets AC$	C "XOR"	[m]			
Affected flag(s)						
	то	PDF	OV	Z	AC	С
			_	$\checkmark$	_	
KOR A,x	Logical X	OR immed	diate data	to the acc	umulator	
Description				•	d data perf nulator. Th	
Operation	$ACC \leftarrow A$	CC "XOR	″ x			
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
	_		_	$\checkmark$		_
	L					



# Package Information

20-pin SOP (300mil) Outline Dimensions

www.DataSheet4U.com



Ē




Symbol	Dimensions in mil				
Symbol	Min.	Nom.	Max.		
A	394		419		
В	290	_	300		
С	14	_	20		
C'	490		510		
D	92		104		
E	_	50	_		
F	4				
G	32		38		
н	4		12		
α	0°		10°		



www.DataSheet4U.com

# 32-pin SOP (450mil) Outline Dimensions






Symbol	Dimensions in mil				
Symbol	Min.	Nom.	Max.		
А	543		557		
В	440		450		
С	14		20		
C′	_		817		
D	100		112		
E	_	50	_		
F	4		_		
G	32	_	38		
Н	4		12		
α	0°	_	10°		



# **Product Tape and Reel Specifications**

www.DataSheet40.com

# **Reel Dimensions**



## SOP 20W

Symbol	Description	Dimensions in mm
А	Reel Outer Diameter	330±1
В	Reel Inner Diameter	62±1.5
С	Spindle Hole Diameter	13+0.5 0.2
D	Key Slit Width	2±0.5
T1	Space Between Flange	24.8+0.3 0.2
T2	Reel Thickness	30.2±0.2

# SOP 32W


Symbol	Description	Dimensions in mm
А	Reel Outer Diameter	330±1
В	Reel Inner Diameter	100±0.1
С	Spindle Hole Diameter	13+0.5 _0.2
D	Key Slit Width	2±0.5
T1	Space Between Flange	32.8+0.3 _0.2
T2	Reel Thickness	38.2+0.2



**Carrier Tape Dimensions** 

# HT36F6


www.DataSheet4U.com



## SOP 20W

Symbol	Description	Dimensions in mm
W	Carrier Tape Width	24+0.3 _0.1
Р	Cavity Pitch	12±0.1
E	Perforation Position	1.75±0.1
F	Cavity to Perforation (Width Direction)	11.5±0.1
D	Perforation Diameter	1.5+0.1
D1	Cavity Hole Diameter	1.5+0.25
P0	Perforation Pitch	4±0.1
P1	Cavity to Perforation (Length Direction)	2±0.1
A0	Cavity Length	10.8±0.1
В0	Cavity Width	13.3±0.1
K0	Cavity Depth	3.2±0.1
t	Carrier Tape Thickness	0.3±0.05
С	Cover Tape Width	21.3





## SOP 32W

Symbol	Description	Dimensions in mm
W	Carrier Tape Width	32+0.3 _0.1
Р	Cavity Pitch	16±0.1
E	Perforation Position	1.75±0.1
F	Cavity to Perforation (Width Direction)	14.2±0.1
D	Perforation Diameter	1.55+0.1
D1	Cavity Hole Diameter	2+0.25
P0	Perforation Pitch	4±0.1
P1	Cavity to Perforation (Length Direction)	2±0.1
A0	Cavity Length	14.7±0.1
B0	Cavity Width	20.9±0.1
K1	Cavity Depth	3±0.1
K2	Cavity Depth	3.4±0.1
t	Carrier Tape Thickness	0.35±0.05
С	Cover Tape Width	25.5



www.DataSheet4U.com

#### Holtek Semiconductor Inc. (Headquarters)

No.3, Creation Rd. II, Science Park, Hsinchu, Taiwan Tel: 886-3-563-1999 Fax: 886-3-563-1189 http://www.holtek.com.tw

#### Holtek Semiconductor Inc. (Taipei Sales Office)

4F-2, No. 3-2, YuanQu St., Nankang Software Park, Taipei 115, Taiwan Tel: 886-2-2655-7070 Fax: 886-2-2655-7373 Fax: 886-2-2655-7383 (International sales hotline)

#### Holtek Semiconductor Inc. (Shanghai Sales Office)

7th Floor, Building 2, No.889, Yi Shan Rd., Shanghai, China 200233 Tel: 021-6485-5560 Fax: 021-6485-0313 http://www.holtek.com.cn

## Holtek Semiconductor Inc. (Shenzhen Sales Office)

43F, SEG Plaza, Shen Nan Zhong Road, Shenzhen, China 518031 Tel: 0755-8346-5589 Fax: 0755-8346-5590 ISDN: 0755-8346-5591

#### Holtek Semiconductor Inc. (Beijing Sales Office)

Suite 1721, Jinyu Tower, A129 West Xuan Wu Men Street, Xicheng District, Beijing, China 100031 Tel: 010-6641-0030, 6641-7751, 6641-7752 Fax: 010-6641-0125

## Holmate Semiconductor, Inc. (North America Sales Office)

46712 Fremont Blvd., Fremont, CA 94538 Tel: 510-252-9880 Fax: 510-252-9885 http://www.holmate.com

#### Copyright © 2005 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.