



HPL650R1K9DN

General Description:

HPL650R1K9DN, the silicon N-channel Enhanced VDMOSFETs, is obtained by the double-shield Technology which reduce the conduction loss, improve switching performance and enhance the avalanche energy. The transistor can be used in various power switching circuit for system miniaturization and higher efficiency. The package form is TO-262, which accords with the RoHS standard.

Features:

- ! Superior switching performance
- ! Low on resistance($R_{ds(on)} \leq 1.9\Omega$)
- ! Low gate charge (Typical Data:13.4nC)
- ! Low reverse transfer capacitances(Typical:5.6pF)
- ! 100% Single pulse avalanche energy test



Applications:

Power switch circuit of adaptor and charger.

Absolute ($T_c = 25^\circ\text{C}$ unless otherwise specified):

Symbol	Parameter	Rating	Units
V_{DSS}	Drain-to-Source Voltage	650	V
I_D	Continuous Drain Current	5	A
	Continuous Drain Current $T_c = 100^\circ\text{C}$	3.6	A
I_{DM}^{a1}	Pulsed Drain Current	20	A
V_{GS}	Gate-to-Source Voltage	± 20	V
E_{AS}^{a2}	Single Pulse Avalanche Energy	80	mJ
dv/dt^{a3}	Peak Diode Recovery dv/dt	5.0	V/ns
P_D	Power Dissipation	85	W
	Derating Factor above 25°C	0.68	W/ $^\circ\text{C}$
T_J, T_{stg}	Operating Junction and Storage Temperature Range	150, -55 to 150	$^\circ\text{C}$
T_L	Maximum Temperature for Soldering	300	$^\circ\text{C}$

V_{DSS}	650	V
I_D	5	A
$P_D(T_c=25^\circ\text{C})$	85	W
$R_{DS(ON)Typ}$	1.7	Ω



Electrical Characteristics (Tc= 25°C unless otherwise specified):

OFF Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
V _{DSS}	Drain to Source Breakdown Voltage	V _{GS} =0V, I _D =250μA	650	--	--	V
ΔBV _{DSS} /ΔT _J	Bvdss Temperature Coefficient	ID=250uA, Reference 25°C	--	0.64	--	V/°C
I _{DSS}	Drain to Source Leakage Current	V _{DS} =650V, V _{GS} = 0V, T _a = 25°C	--	--	1	μA
		V _{DS} =520V, V _{GS} = 0V, T _a = 125°C	--	--	100	μA
I _{GSS(F)}	Gate to Source Forward Leakage	V _{GS} =+20V	--	--	100	nA
I _{GSS(R)}	Gate to Source Reverse Leakage	V _{GS} =-20V	--	--	-100	nA

ON Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
R _{DS(ON)}	Drain-to-Source On-Resistance	V _{GS} =10V, I _D =2.5A	--	1.7	1.9	Ω
V _{GS(TH)}	Gate Threshold Voltage	V _{DS} = V _{GS} , I _D = 250μA	2.0	--	4.0	V
Pulse width tp ≤ 300μs, δ ≤ 2%						

Dynamic Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
g _{fs}	Forward Transconductance	V _{DS} =20V, I _D =2.5A	--	4.7	--	S
C _{iss}	Input Capacitance	V _{GS} = 0V V _{DS} = 25V f = 1.0MHz	--	800	--	pF
C _{oss}	Output Capacitance		--	38.3	--	
C _{rss}	Reverse Transfer Capacitance		--	5.6	--	

Resistive Switching Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
t _{d(ON)}	Turn-on Delay Time	I _D =5A V _{DD} = 325V R _G =10Ω V _{GS} =10V	--	15.7	--	ns
t _r	Rise Time		--	25.1	--	
t _{d(OFF)}	Turn-Off Delay Time		--	27.2	--	
t _f	Fall Time		--	7.9	--	
Q _g	Total Gate Charge	I _D =5A V _{DD} =520V V _{GS} = 10V	--	13.4	--	nC
Q _{gs}	Gate to Source Charge		--	4.2	--	
Q _{gd}	Gate to Drain ("Miller") Charge		--	3.6	--	

Source-Drain Diode Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
I_S	Continuous Source Current (Body Diode)		--	--	5	A
I_{SM}	Maximum Pulsed Current (Body Diode)		--	--	20	A
V_{SD}	Diode Forward Voltage	$I_S=5A, V_{GS}=0V$	--	--	1.5	V
t_{rr}	Reverse Recovery Time	$I_S=5A, T_J = 25^\circ C$ $dI_F/dt=100A/us,$ $V_{GS}=0V$	--	243	--	ns
Q_{rr}	Reverse Recovery Charge		--	1200	--	nC
I_{RRM}	Reverse Recovery Current		--	9.9	--	A
Pulse width $t_p \leq 300\mu s, \delta \leq 2\%$						

Symbol	Parameter	Typ.	Units
$R_{\theta JC}$	Junction-to-Case	1.5	$^\circ C/W$
$R_{\theta JA}$	Junction-to-Ambient	62.5	$^\circ C/W$

^{a1}: Repetitive rating; pulse width limited by maximum junction temperature

^{a2}: $L=20mH, I_D=2.8A, Start T_J=25^\circ C$

^{a3}: $I_{SD}=5A, di/dt \leq 100A/us, V_{DD} \leq BV_{DS}, Start T_J=25^\circ C$

Characteristics Curve:




Figure 1 Maximum Forward Bias Safe Operating Area




Figure 2 Maximum Power Dissipation vs Case Temperature




Figure 3 Maximum Continuous Drain Current vs Case Temperature




Figure 4 Typical Output Characteristics




Figure 5 Maximum Effective Thermal Impedance, Junction to Case




Figure 6 Typical Transfer Characteristics




Figure 7 Typical Body Diode Transfer Characteristics




Figure 8 Typical Drain to Source ON Resistance vs Drain Current




Figure 9 Typical Drain to Source on Resistance vs Junction Temperature




Figure 10 Drain to Source ON Resistance vs Gate-to-Source Voltage




Figure 11 Typical Breakdown Voltage vs Junction Temperature




Figure 12 Typical Capacitance vs Drain to Source Voltage




Figure 13 Typical Gate Charge vs Gate to Source Voltage

Test Circuit and Waveform




Figure 17. Gate Charge Test Circuit




Figure 18. Gate Charge Waveform




Figure 19. Resistive Switching Test Circuit




Figure 20. Resistive Switching Waveforms




Figure 21. Diode Reverse Recovery Test Circuit




Figure 22. Diode Reverse Recovery Waveform




Figure 23. Unclamped Inductive Switching Test Circuit





Figure 24. Unclamped Inductive Switching Waveforms

Package Information



Items	Values(mm)	
	MIN	MAX
A	9.80	10.40
B	8.90	9.50
C	4.30	4.80
D	1.15	1.40
E	0.70	0.91
F	0.28	0.55
G	1.07	1.47
H	3.37	3.77
I	2.50	2.90
K	0.90	1.40
L	12.7	14.7
N	2.35	2.70

TO-262 Package

