

### Typical Applications


The HMC720LC3C is ideal for:

- RF ATE Applications
- Broadband Test & Measurement
- Serial Data Transmission up to 13 Gbps
- Clock Buffering up to 13 GHz

### Features

- Inputs Terminated Internally in 50 Ohms
- Differential Inputs are DC Coupled
- Propagation Delay: 120 ps
- Fast Rise and Fall Times: 19 / 18 ps
- Programmable Differential  
Output Voltage Swing: 600 - 1100 mV
- Power Dissipation: 300 mW
- 16 Lead Ceramic 3x3mm SMT Package: 9mm<sup>2</sup>

### Functional Diagram



### General Description

The HMC720LC3C is a 1:2 Fanout Buffer designed to support data transmission rates up to 13 Gbps, and clock frequencies as high as 13 GHz. All differential inputs and outputs are DC coupled and terminated on chip with 50 Ohm resistors to ground. The outputs may be used in either single-ended or differential modes, and should be AC or DC coupled into 50 Ohm resistors connected to ground.

The HMC720LC3C also features an output level control pin, VR which allows for loss compensation or for signal level optimization. The HMC720LC3C operates from a single -3.3V DC supply and is available in a ceramic RoHS compliant 3x3 mm SMT package.

### Electrical Specifications, $T_A = +25^\circ\text{C}$ Vee = -3.3V

| Parameter               | Conditions                 | Min. | Typ.    | Max  | Units |
|-------------------------|----------------------------|------|---------|------|-------|
| Power Supply Voltage    |                            | -3.6 | -3.3    | -3.0 | V     |
| Power Supply Current    |                            |      | 90      |      | mA    |
| Maximum Data Rate       |                            |      | 13      |      | Gbps  |
| Maximum Clock Rate      |                            |      | 13      |      | GHz   |
| Input High Voltage      |                            | -0.5 |         | 0.5  | V     |
| Input Low Voltage       |                            | -1.0 |         | 0.0  | V     |
| Input Return Loss       | Frequency <13 GHz          |      | 10      |      | dB    |
| Output Amplitude        | Single-Ended, peak-to-peak |      | 550     |      | mVpp  |
|                         | Differential, peak-to-peak |      | 1100    |      | mVpp  |
| Output High Voltage     |                            |      | -10     |      | mV    |
| Output Low Voltage      |                            |      | -570    |      | mV    |
| Output Rise / Fall Time | Single-Ended, 20% - 80%    |      | 19 / 18 |      | ps    |


**13 Gbps, FAST RISE TIME 1:2 FANOUT BUFFER  
w/ PROGRAMMABLE OUTPUT VOLTAGE**

**Electrical Specifications, (continued)**


| Parameter                      | Conditions                                                | Min. | Typ. | Max | Units  |
|--------------------------------|-----------------------------------------------------------|------|------|-----|--------|
| Output Return Loss             | Frequency <13 GHz                                         |      | 10   |     | dB     |
| Small Signal Gain              |                                                           |      | 27   |     | dB     |
| Random Jitter $J_R$            | rms                                                       |      |      | 0.2 | ps rms |
| Deterministic Jitter, $J_D$    | $\delta - \delta$ , $2^{15}$ -1 PRBS input <sup>[1]</sup> |      | 2    | 6   | ps     |
| Propagation Delay, $t_d$       |                                                           |      | 120  |     | ps     |
| D1 to D2 Data Skew, $t_{SKEW}$ |                                                           |      | 0    |     | ps     |

[1] Deterministic jitter measured at 13 GHz with a 300 mVpp,  $2^{15}$ -1 PRBS input sequence.


**DC Current vs. Supply Voltage <sup>[1] [2]</sup>**




**Output Differential vs. Supply Voltage <sup>[1] [3]</sup>**



**Output Differential vs. VR <sup>[3]</sup>**



**Output Differential vs. Frequency <sup>[1]</sup>**




[1] VR = 0.0V


[2] Frequency = 13 GHz

[3] Frequency = 10 GHz


**Rise / Fall Time vs. Supply Voltage** [1] [2]




**Rise / Fall Time vs. VR** [2]



**Input Return Loss vs. Frequency**



**Output Return Loss vs. Frequency**




[1] VR = 0.0V

[2] Frequency = 13 GHz

## 13 Gbps, FAST RISE TIME 1:2 FANOUT BUFFER w/ PROGRAMMABLE OUTPUT VOLTAGE


### Eye Diagram



#### [1] Test Conditions:

Pattern generated with an Agilent N4903A Serial BERT.  
Eye Diagram presented on a Tektronix CSA 8000.  
Device input = 10 Gbps PN code,  $V_{in}$  = 300mVp-p differential.  
Both output channels shown.

### Timing Diagram



### Truth Table

| Input                                                           | Outputs                                                                |    |
|-----------------------------------------------------------------|------------------------------------------------------------------------|----|
| DIN                                                             | D1                                                                     | D2 |
| L                                                               | L                                                                      | L  |
| H                                                               | H                                                                      | H  |
| Notes:<br>DIN = DINP - DINN<br>D1 = D1P - D1N<br>D2 = D2P - D2N | H - Positive differential voltage<br>L - Negative differential voltage |    |


### Absolute Maximum Ratings

|                            |                 |
|----------------------------|-----------------|
| Power Supply Voltage (Vee) | -3.75V to +0.5V |
| Input Signals              | -2V to +0.5V    |
| Output Signals             | -1.5V to +1V    |
| Storage Temperature        | -65°C to +150°C |
| Operating Temperature      | -40°C to +85°C  |



ELECTROSTATIC SENSITIVE DEVICE  
OBSERVE HANDLING PRECAUTIONS

### Outline Drawing



#### NOTES:

1. PACKAGE BODY MATERIAL: ALUMINA
2. LEAD AND GROUND PADDLE PLATING:  
30-80 MICROINCHES GOLD OVER 50 MICROINCHES MINIMUM NICKEL.
3. DIMENSIONS ARE IN INCHES [MILLIMETERS].
4. LEAD SPACING TOLERANCE IS NON-CUMULATIVE.
5. PACKAGE WARP SHALL NOT EXCEED 0.05mm DATUM -C-
6. ALL GROUND LEADS MUST BE SOLDERED TO PCB RF GROUND.
7. GROUND PADDLE MUST BE SOLDERED TO Vee.



MICROWAVE CORPORATION

v00.0808



# HMC720LC3C

**13 Gbps, FAST RISE TIME 1:2 FANOUT BUFFER  
w/ PROGRAMMABLE OUTPUT VOLTAGE**

## Pin Descriptions <sup>[1]</sup>

| Pin Number        | Function    | Description                                                                                                                                                                                                                                 | Interface Schematic |
|-------------------|-------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------|
| 1, 4, 5, 8, 9, 12 | GND         | Signal Grounds                                                                                                                                                                                                                              |                     |
| 2, 3              | D1P,<br>D1N | Clock / Data Output Port 1                                                                                                                                                                                                                  |                     |
| 6, 7              | D1NP, D1NN  | Clock / Data Inputs                                                                                                                                                                                                                         |                     |
| 10, 11            | D2N<br>D2P  | Clock / Data Output Port 2                                                                                                                                                                                                                  |                     |
| 13, 16            | GND         | Supply Ground                                                                                                                                                                                                                               |                     |
| 14                | VR          | Output level control. Output level may be adjusted by either applying a voltage to VR per "Output Differential vs. VR" plot, or by tying VR to GND with a resistor per the following equation: $V_o(R) = 1.2 / (2.1 + R)$ , R in k $\Omega$ |                     |
| 15, Package Base  | Vee         | Negative Supply                                                                                                                                                                                                                             |                     |

[1] Contact HMC for alternate pinouts

7

HIGH SPEED LOGIC - SMT



**Application Circuit**

