

3 dB LSB GaAs MMIC 4-BIT DIGITAL ATTENUATOR, DC - 10GHz

Typical Applications

The HMC629ALP4E is ideal for:

- Cellular/3G Infrastructure
- WiBro / WiMAX / 4G
- Microwave Radio & VSAT
- Test Equipment and Sensors
- IF & RF Applications

Features

3 dB LSB Steps to 45 dB

Power-Up State Selection

Low Insertion Loss: 2.25 dB


TTL/CMOS Compatible, Serial, Parallel or Latched Parallel Control

±0.25 dB Typical Step Error

Single +3V or +5V Supply

24 Lead 4x4mm SMT Package: 16mm²

Functional Diagram



General Description

The HMC629ALP4E is a broadband 4-bit GaAs IC Digital Attenuator in a low cost leadless SMT package. This versatile digital attenuator incorporates off-chip AC ground capacitors for near DC operation, making it suitable for a wide variety of RF and IF applications. The dual mode control interface is CMOS/TTL compatible, and accepts either a three wire serial input or a 4-bit parallel word. The HMC629ALP4E is housed in a RoHS compliant 4x4 mm QFN leadless package, and requires no external matching components.

Electrical Specifications,

 $T_A = +25^{\circ}\text{C}$, 50 Ohm System, with Vdd = +5V & VctI = 0/+5V (Unless Otherwise Noted)

Parameter	Frequency (GHz)	Min.	Тур.	Max.	Units
Insertion Loss	DC - 6 GHz 6 - 10 GHz		2.25 3.75		dB dB
Attenuation Range	DC - 10 GHz		45		dB
Return Loss (ATTIN, ATTOUT, All Atten. States)	DC - 6 GHz 6 - 10 GHz		17 15		dB
Attenuation Accuracy: (Referenced to Insertion Loss) All Attenuation States	DC - 6 GHz 6 - 10 GHz	± (0.4 + 4% of Atten. Setting) Max. ± (0.5 + 5% of Atten. Setting) Max.		dB dB	
Input Power for 0.1 dB Compression	DC - 10 GHz		30 at Vdd=5V 25 at Vdd=3V		dBm
Input Third Order Intercept Point (Two-Tone Input Power = 20 dBm Each Tone)	DC - 10 GHz		55		dBm
Switching Speed					
tRise, tFall (10 / 90% RF) tON , tOFF (50% LE to 10 / 90% RF)	DC - 10 GHz		100 120		ns ns

HMC629A* PRODUCT PAGE QUICK LINKS

Last Content Update: 02/23/2017

COMPARABLE PARTS 🖵

View a parametric search of comparable parts.

EVALUATION KITS

· HMC629A Evaluation Board

DOCUMENTATION

Data Sheet

 HMC629ALP4/HMC629ALP4E: 3 dB LSB GaAs MMIC 4-Bit Digital Attenuator, DC - 10 GHz Data Sheet

TOOLS AND SIMULATIONS

HMC629ALP4 S-Parameters

DESIGN RESOURCES

- HMC629A Material Declaration
- PCN-PDN Information
- · Quality And Reliability
- · Symbols and Footprints

DISCUSSIONS

View all HMC629A EngineerZone Discussions.

SAMPLE AND BUY 🖵

Visit the product page to see pricing options.

TECHNICAL SUPPORT 🖳


Submit a technical question or find your regional support number.

DOCUMENT FEEDBACK 🖳

Submit feedback for this data sheet.




3 dB LSB GaAs MMIC 4-BIT DIGITAL ATTENUATOR, DC - 10GHz






3 dB LSB GaAs MMIC 4-BIT DIGITAL ATTENUATOR, DC - 10GHz

Step Error vs. Frequency




Normal Relative Phase vs. Frequency




IIP3 vs. Temperature, IL State

0 dB 3 dB



P0.1dB vs. Temperature, IL State






3 dB LSB GaAs MMIC 4-BIT DIGITAL ATTENUATOR, DC - 10GHz

Serial Control Interface

The HMC629ALP4E contains a 3-wire SPI compatible digital interface (SERIN, CLK, LE). The serial control interface is activated when P/S is kept high. The 4-bit serial word must be loaded MSB first. The positive-edge sensitive CLK and LE requires clean transitions. If mechanical switches are used, sufficient debouncing should be provided. When LE is high, 4-bit data in the serial input register is transferred to the attenuator. When LE is high CLK is masked to prevent data transition during output loading.

When P/S is low, 3-wire SPI interface inputs (SERIN, CLK, LE) are disabled and the input register is loaded with parallel digital inputs (D0-D3). When LE is high, 4-bit parallel data changes the state of the part per truth table.

For all modes of operations, the state will stay constant while LE is kept low.






3 dB LSB GaAs MMIC 4-BIT DIGITAL ATTENUATOR, DC - 10GHz

Absolute Maximum Ratings

RF Input Power (DC - 6 GHz)	28 dBm (T = +85 °C , Vdd= 5V)
Digital Inputs (Data, Shift Clock, Latch Enable & Serial Input)	-0.5 to Vdd +0.5V
Bias Voltage (Vdd)	5.6V
Channel Temperature	150 °C
Continuous Pdiss (T = 85 °C) (derate 14 mW/°C above 85 °C) [1]	0.88 W
Thermal Resistance	75 °C/W
Storage Temperature	-65 to +150 °C
Operating Temperature	-40 to +85 °C
ESD Sensitivity (HBM)	Class 1A



Outline Drawing



Package Information

Part Number	Package Body Material	Lead Finish	MSL Rating	Package Marking [2]
HMC629ALP4E	RoHS-compliant Low Stress Injection Molded Plastic	100% matte Sn	MSL3 ^[1]	<u>H629A</u> XXXX

^[1] Max peak reflow temperature of 260 °C

^{[2] 4-}Digit lot number XXXX



3 dB LSB GaAs MMIC 4-BIT DIGITAL ATTENUATOR, DC - 10GHz

Parameter	Typ.(ns)
Min. serial period, t _{sck}	100
Control set-up time, t _{cs}	20
Control hold-time, t _{CH}	20
LE setup-time, t _{LN}	10
Min. LE pulse width, t _{LEW}	10
Min LE pulse spacing, t _{LES}	630
Serial clock hold-time from LE, t _{CKN}	10
Hold Time, t _{PH.}	0
Latch Enable Minimum Width, t _{LEN}	10
Setup Time, t _{PS}	2

†_{PS} †_{PH}

TLEN

D0-D3

Timing Diagram (Latched Parallel Mode)

Parallel Mode (Direct Parallel Mode & Latched Parallel Mode)

Note: The parallel mode is enabled when P/S is set to low.

Direct Parallel Mode - The attenuation state is changed by the Control Voltage Inputs directly. The LE (Latch Enable) must be at a logic high to control the attenuator in this manner.

Latched Parallel Mode - The attenuation state is selected using the Control Voltage Inputs and set while the LE is in the Low state. The attenuator will not change state while LE is Low. Once all Control Voltage Inputs are at the desired states the LE is pulsed. See timing diagram below for reference.

Power-Up States

If LE is set to logic LOW at power-up, the logic state of PUP1 and PUP2 determines the power-up state of the part per PUP truth table. If the LE is set to logic HIGH at power-up, the logic state of D3-D0 determines the power-up state of the part per truth table. The attenuator latches in the desired power-up state approximately 200 ms after power-up.

Power-On Sequence

The ideal power-up sequence is: GND, VDD, digital inputs, RF inputs. The relative order of the digital inputs are not important as long as they are powered after VDD / GND

Bias Voltage

Vdd (Vdc)	Idd (Typ.) (mA)	
5	1.5	

Control Voltage Table

State	Vdd = +3V	Vdd = +5V
Low	0 to 0.5V at <1 μA	0 to 0.8V at <1 μA
High	2 to 3V at <1 μA	2 to 5V at <1 μA

PUP Truth Table

PARALLEL CONTROL

LE	PUP1	PUP2	Attenuation State
0	0	0	45 dB
0	1	0	45 dB
0	0	1	45 dB
0	1	1	Insertion Loss
1	Х	Х	0 to 45 dB

Note: This truth table is valid only when P/S = 0. Power-Up with LE= 1 provides direct parallel operation with D0 - D3.

Truth Table

Control Voltage Input			Attenuation State	
D3	D2	D1	D0	Attenuation State
High	High	High	High	Reference I.L.
High	High	High	Low	3 dB
High	High	Low	High	6 dB
High	Low	High	High	12 dB
Low	High	High	High	24 dB

Any combination of the above states will provide an attenuation approximately equal to the sum of the bits selected.



3 dB LSB GaAs MMIC 4-BIT DIGITAL ATTENUATOR, DC - 10GHz


Pin Descriptions

Pin Number	Function	Description	Interface Schematic
24 1 2	P/S CLK SERIN LE	See truth table, control voltage table and timing diagram.	P/S CLK SERIN LE
4, 15	GND	These pins and package bottom must be connected to RF/DC ground.	⊖ GND =
5, 14	ATTIN, ATTOUT	These pins are DC coupled and matched to 50 Ohms. Blocking capacitors are required. Select value based on lowest frequency of operation.	ATTIN, O-CY
6 - 13	ACG1 - ACG6	External capacitors to ground are required. Select value for lowest frequency of operation. Place capacitor as close to pins as possible. See Application Circuit.	
16	SEROUT	Serial input data delayed by 4 clock cycles.	VDD O SEROUT
17, 18	PUP2, PUP1	See truth table, control voltage	PUP2, PUP1
20 - 23	D3, D2, D1, D0	table and timing diagram.	DO-D3
19	VDD	Supply voltage	



3 dB LSB GaAs MMIC 4-BIT DIGITAL ATTENUATOR, DC - 10GHz


Application Circuit





3 dB LSB GaAs MMIC 4-BIT DIGITAL ATTENUATOR, DC - 10GHz

Evaluation PCB



v01.0716

List of Materials for Evaluation EV1HMC629ALP4E [1]

Item	Description	
J1, J2	PCB Mount SMA Connector	
TP1, TP2	DC Pin	
J11	18 Pin DC Connector	
C1 - C2	100 pF, capacitor 0402 pkg	
C3	1000 pF, capacitor 0402 pkg	
C4 - C8	330 pF, capacitor 0402 pkg	
R1 - R10	100 kOhm Resistor, 0402 Pkg.	
SW1	SPDT 4 Position DIP Switch	
U1	HMC629ALP4E Digital Attenuator	
PCB [2]	01-043623 Rev A Evaluation PCB	

[1] Reference this number when ordering complete evaluation PCB

[2] Circuit Board Material: Arlon 25FR

The circuit board used in the application should use RF circuit design techniques. Signal lines should have 50 Ohm impedance while the package ground leads and exposed paddle should be connected directly to the ground plane similar to that shown. A sufficient number of via holes should be used to connect the top and bottom ground planes. The evaluation circuit board shown is available from Hittite upon request.