

HI1171

August 1997

### 8-Bit, 40 MSPS, High Speed D/A Converter

### 

## Applications

• Wireless Telecommunications

• Direct Replacement for the Sony CXD1171

- Signal Reconstruction
- Direct Digital Synthesis
- Imaging
- Presentation and Broadcast Video
- Graphics Displays
- Signal Generators

### Description

The HI1171 is an 8-bit, 40MHz, high speed D/A converter. The converter incorporates an 8-bit input data register with blanking capability, and current outputs. The HI1171 features low glitch outputs. The architecture is a current cell arrangement to provide low linearity errors.


The HI1171 is available in an Industrial temperature range and is offered in a 24 lead (200 mil) SOIC plastic package.

For dual version, please refer to the HI1177 Data Sheet. For triple version, please refer to the HI1178 Data Sheet.


### **Ordering Information**

PART NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. NO.	
HI1171JCB	-40 to 85	24 Ld SOIC	M24.2-S	
HI1171-EV	25	Evaluation Board		

### Pinout



### Typical Application Circuit



# Functional Block Diagram (LSB) D0 D1 D2 D3 **DECODER** 8-BIT φι<sub>ουτ2</sub> 2 LSBs CURRENT D4 LATCH 6 MSBs CURRENT CELLS CELLS ∳<sup>l</sup>oυτ1 D5 ۷G **DECODER** D6 VREF (MSB) D7 CURRENT CELLS (FOR FULL SCALE) ↓ I<sub>REF</sub> **BLNK BIAS VOLTAGE** ۷В GENERATOR CLOCK GENERATOR CLK

### Absolute Maximum Ratings Thermal Information

Digital Supply Voltage DV <sub>DD</sub> to DV <sub>SS</sub>	'.0V
Analog Supply Voltage AV <sub>DD</sub> to AV <sub>SS</sub> +7	'.0V
Input Voltage V <sub>DD</sub> to V <sub>S</sub>	ss V
Output Current	imΑ

#### 

**Operating Conditions** 

Temperature Range . . . . . . . . . . . . . . . . -40°C to 85°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

(SOIC - Lead Tips Only)

#### NOTE:

1.  $\theta_{JA}$  is measured with the component mounted on an evaluation PC board in free air.


PARAMETER	TEST CONDITIONS	MIN	TYP	мах	UNITS
SYSTEM PERFORMANCE		•		•	
Resolution, n		-	8	-	Bits
Integral Linearity Error, INL	f <sub>S</sub> = 40MHz (End Point)	-0.5	-	1.3	LSB
Differential Linearity Error, DNL	f <sub>S</sub> = 40MHz	-	-	±0.25	LSB
Offset Error, V <sub>OS</sub>	(Note 2)	-	-	1	mV
Full Scale Error, FSE (Adjustable to Zero)	(Note 2)	-	-	±13	LSB
Full Scale Output Current, I <sub>FS</sub>		-	10	15	mA
Full Scale Output Voltage, VFS		1.9	2.0	2.1	V
Output Voltage Range, V <sub>FSR</sub>		0.5	2.0	2.1	V
DYNAMIC CHARACTERISTICS	•	•			
Throughput Rate	See Figure 7	40.0	-	-	MHz
Glitch Energy, GE	R <sub>OUT</sub> = 75Ω	-	30	-	pV-s
Differential Gain, ∆A <sub>V</sub> (Note 3)		-	1.2	-	%
Differential Phase, Δφ (Note 3)		-	0.5	-	Degree
REFERENCE INPUT			•	•	
Voltage Reference Input Range		0.5	-	2.0	V
Reference Input Resistance	(Note 3)	1.0	-	-	ΜΩ
DIGITAL INPUTS					
Input Logic High Voltage, V <sub>IH</sub>	(Note 3)	3.0	-	-	V
Input Logic Low Voltage, V <sub>IL</sub>	(Note 3)	-	-	1.5	V
Input Logic Current, I <sub>IL</sub> , I <sub>IH</sub>	(Note 3)	-	-	±5.0	μΑ
Digital Input Capacitance, CIN	(Note 3)	-	5.0	-	pF
TIMING CHARACTERISTICS					
Data Setup Time, t <sub>SU</sub>	See Figure 1	5	-	-	ns
Data Hold Time, t <sub>HLD</sub>	See Figure 1	10	-	-	ns

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Propagation Delay Time, t <sub>PD</sub>	See Figure 9	-	10	-	ns
Settling Time, t <sub>SET</sub> (to <sup>1</sup> / <sub>2</sub> LSB)	See Figure 1	-	10	15	ns
CLK Pulse Width, t <sub>PW1</sub> , t <sub>PW2</sub>	See Figure 1	12.5	-	-	ns
POWER SUPPLY CHARACTERISITICS					
IAV <sub>DD</sub>	14.3MHz, at Color Bar Data Input	-	10.9	11.5	mA
IDV <sub>DD</sub>	14.3MHz, at Color Bar Data Input	-	4.2	4.8	mA
Power Dissipation	200Ω load at 2V <sub>P-P</sub> Output	-	-	80	mW


#### NOTES:

- 2. Excludes error due to external reference drift.
- 3. Parameter guaranteed by design or characterization and not production tested.
- 4. Electrical specifications guaranteed only under the stated operating conditions.

### **Timing Diagram**



### **Typical Performance Curves**






FIGURE 2. OUTPUT FULL SCALE VOLTAGE vs REFERENCE VOLTAGE

FIGURE 3. OUTPUT RESISTANCE vs GLITCH ENERGY




FIGURE 4. OUTPUT FULL SCALE VOLTAGE VS AMBIENT TEMPERATURE

### Pin Descriptions

24 PIN SOIC	PIN NAME	PIN DESCRIPTION
1-8	D0(LSB) thru D7(MSB)	Digital Data Bit 0, the Least Significant Bit thru Digital Data Bit 7, the Most Significant Bit.
9	BLNK	Blanking Line, used to clear the internal data register to the zero condition when High, normal operation when Low.
10, 13	DV <sub>SS</sub>	Digital Ground.
11	VB	Voltage Bias, connect a 0.1μF capacitor to DV <sub>SS</sub> .
12	CLK	Data Clock Pin 100kHz to 40MHz.
14	AV <sub>SS</sub>	Analog Ground.
15	I <sub>REF</sub>	Current Reference, used to set the current range. Connect a resistor to AV <sub>SS</sub> that is 16 times greater than the resistor on I <sub>OUT1</sub> . (See Typical Applications Circuit).
16	V <sub>REF</sub>	Input Reference Voltage used to set the output full scale range.

### Pin Descriptions (Continued)

24 PIN SOIC	PIN NAME	PIN DESCRIPTION
17	VG	Voltage Ground, connect a 0.1μF capacitor to AV <sub>DD</sub> .
18, 19, 22	AV <sub>DD</sub>	Analog Supply 4.75V to 7V.
20	I <sub>OUT1</sub>	Current Output Pin.
21	I <sub>OUT2</sub>	Current Output pin used for a virtual ground connection. Usually connected to AV <sub>SS</sub> .
23, 24	DV <sub>DD</sub>	Digital Supply 4.75V to 7V.

### **Detailed Description**

The HI1171 is an 8-bit, current out D/A converter. The DAC can convert at 40MHz and run on a single +5V supply. The architecture is an encoded, switched current cell arrangement.

#### **Voltage Output Mode**

The output current of the HI1171 can be converted into a voltage by connecting an external resistor to  $I_{OUT1}$ . To calculate the output resistor use the following equation:

$$R_{OUT} = V_{FS}/I_{FS}$$

where  $V_{\mbox{FS}}$  can range from +0.5V to +2.0V and  $I_{\mbox{FS}}$  can range from 0mA to 15mA.

In setting the output current the I<sub>REF</sub> pin should have a resistor connected to it that is 16 times greater than the output resistor:

$$R_{RFF} = 16 \times R_{OUT}$$

As the values of both  $R_{OUT}$  and  $R_{REF}$  increase, power consumption is decreased, but glitch energy and output settling time is increased.

#### **Clock Phase Relationship**

The internal latch is closed when the clock line is high. The latch can be cleared by the BLNK line. When BLNK is set (HIGH) the contents of the internal data latch will be cleared. When BLNK is low data is updated by the CLK.

#### **Noise Reduction**

To reduce power supply noise separate analog and digital power supplies should be used with  $0.1\mu F$  ceramic capacitors placed as close to the body of the HI1171 as possible. The analog (AV<sub>SS</sub>) and digital (DV<sub>SS</sub>) ground returns should be connected together back at the power supply to ensure proper operation from power up.

### **Test Circuits**




FIGURE 5. MAXIMUM CONVERSION SPEED TEST CIRCUIT

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com

### Test Circuits (Continued) (LSB) D0 20 DVM CONTROLLER $AV_{DD}$ $V_G$ **≥ 200**Ω 17 D7 **0.1**μ**F** VREF 16 2V **0.1**μ**F** $H_{\overline{V_B}}$ AVSS IREF 15 CLK 40MHz CLK **SQUARE WAVE** $\mathbf{3.3k}\Omega$ FIGURE 6. DC CHARACTERISTICS TEST CIRCUIT (LSB) D0 10 20 OSCILLOSCOPE $AV_{DD}$ **≶ 200**Ω D7 **0.1**μ**F** BLK $v_{\mathsf{REF}}$ FREQUENCY DEMULTIPLIER AVSS ΙΓ<sub>νΒ</sub> IREF CLK 10MHz CLK **SQUARE WAVE ≨3.3k**Ω FIGURE 7. PROPAGATION DELAY TIME TEST CIRCUIT (LSB) D0 20 8-BIT COUNTER WITH LATCH OSCILLOSCOPE $AV_{DD}$ $V_{G}$ **₹75**Ω D7 **0.1**μ**F BLK** VREF DELAY 2V CONTROLLER AVSS IREF CLK 1MHz 15 **DELAY** CONTROLLER CLK **SQUARE WAVE** $\textbf{1.2k}\Omega$ FIGURE 8. SET UP HOLD TIME AND GLITCH ENERGY TEST CIRCUIT