# RENESAS

# HFA1114

850MHz Video Cable Driving Buffer

# DATASHEET

FN3151 Rev 5.00 September 2004

### Features

- Access to Summing Node Allows Circuit Customization
- User Programmable For Closed-Loop Gains of +1, -1 or +2 Without Use of External Resistors
- Wide -3dB Bandwidth..... 850MHz
- Very Fast Slew Rate ...... 2400V/μs
- Fast Settling Time (0.1%) ..... 11ns
- High Output Current...... 60mA
- Excellent Gain Accuracy ..... 0.99V/V
- Standard Operational Amplifier Pinout

## Applications

- RF/IF Processors
- Driving Flash A/D Converters
- High Speed Communications
- Impedance Transformation
- Line Driving
- Video Switching and Routing
- Radar Systems
- Medical Imaging Systems

## Description

The HFA1114 is a closed loop Buffer featuring user programmable gain and ultra high speed performance. Manufactured on Intersil' proprietary complementary bipolar UHF-1 process, the HFA1114 offers a wide -3dB bandwidth of 850MHz, very fast slew rate, excellent gain flatness, low distortion and high output current.

A unique feature of the pinout allows the user to select a voltage gain of +1, -1, or +2, without the use of any external components. Gain selection is accomplished via connections to the inputs, as described in the "Application Information" section. The result is a more flexible product, fewer part types in inventory, and more efficient use of board space.

Compatibility with existing op amp pinouts provides flexibility to upgrade low gain amplifiers, while decreasing component count. Unlike most buffers, the standard pinout provides an upgrade path should a higher closed loop gain be needed at a future date.

For applications requiring a standard buffer pinout, please refer to the HFA1110 datasheet.


## Part # Information

PART NUMBER (BRAND)	TEMP. RANGE ( <sup>o</sup> C)	PACKAGE	PKG. NO.		
HFA1114IB (H1114I)	-40 to 85	8 Ld SOIC	M8.15		
HFA11XXEVAL	DIP Evaluation Board for High Speed Op Amps				

# Pin Descriptions

NAME	PIN NUMBER	DESCRIPTION
NC	1, 8	No Connection
-IN	2	Inverting Input
+IN	3	Non-Inverting Input
V-	4	Negative Supply
SN	5	Summing Node
OUT	6	Output
V+	7	Positive Supply

HFA1114 (SOIC) TOP VIEW





### Absolute Maximum Ratings

Voltage Between V+ and V 12V	/
DC Input Voltage V <sub>SUPPLY</sub>	(
Differential Input Voltage 5V	/
Output Current	٩

#### **Operating Conditions**

Thermal Information

Thermal Resistance (Typical, Note 1)	$\theta_{JA}$ ( <sup>o</sup> C/W)
SOIC Package	170
Maximum Junction Temperature (Die)	175 <sup>0</sup> C
Maximum Junction Temperature (Plastic Package)	
Maximum Storage Temperature Range	5 <sup>0</sup> C to 150 <sup>0</sup> C
Maximum Lead Temperature (Soldering 10s)	300 <sup>0</sup> C
(SOIC - Lead Tips Only)	

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTE:

1.  $\theta_{JA}$  is measured with the component mounted on an evaluation PC board in free air.

**Electrical Specifications** V<sub>SUPPLY</sub> =  $\pm$ 5V, A<sub>V</sub> = +1, R<sub>L</sub> = 100 $\Omega$ , Unless Otherwise Specified

PARAMETER	TEST CONDITIONS	ТЕМР. ( <sup>o</sup> C)	MIN	ТҮР	МАХ	UNITS
INPUT CHARACTERISTICS						-
Output Offset Voltage		25	-	8	25	mV
		Full	-	-	35	mV
Output Offset Voltage Drift		Full	-	10	-	μV/ <sup>o</sup> C
PSRR		25	39	45	-	dB
		Full	35	-	-	dB
Input Noise Voltage	100kHz	25	-	9	-	nV/√Hz
Non-Inverting Input Noise Current	100kHz	25	-	37	-	pA/√Hz
Non-Inverting Input Bias Current		25	-	25	40	μΑ
		Full	-	-	65	μΑ
Non-Inverting Input Resistance		25	25	50	-	kΩ
Inverting Input Resistance		25	240	300	360	Ω
Input Capacitance	Either Input	25	-	2	-	pF
Input Common Mode Range		Full	±2.5	±2.8	-	V
TRANSFER CHARACTERISTICS						
Gain	A <sub>V</sub> = +1, V <sub>IN</sub> = +2V	25	0.980	0.990	1.02	V/V
		Full	0.975	-	1.025	V/V
	A <sub>V</sub> = +2, V <sub>IN</sub> = +1V	25	1.96	1.98	2.04	V/V
		Full	1.95	-	2.05	V/V
DC Non-Linearity	$A_V$ = +2, ±2V Full Scale	25	-	0.02	-	%
OUTPUT CHARACTERISTICS		•		_	•	•
Output Voltage	A <sub>V</sub> = -1	25	±3.0	±3.3	-	V
		Full	±2.5	±3.0	-	V
Output Current	$A_V = -1, R_L = 50\Omega$	25, 85	50	60	-	mA
		-40 <sup>0</sup> C	35	50	-	mA
Closed Loop Output Impedance	A <sub>V</sub> = +2, DC	25	-	0.3	-	Ω



Electrical Specifications	$V_{SUPPLY}$ = ±5V, A <sub>V</sub> = +1, R <sub>L</sub>	= 100Ω, Unless Othe	rwise Specified (Continued)
---------------------------	---	---------------------	-----------------------------

PARAMETER	TEST CONDITIONS	TEMP. ( <sup>o</sup> C)	MIN	ТҮР	МАХ	UNITS
POWER SUPPLY CHARACTERISTI	cs					
Supply Voltage Range		Full	±4.5	-	±5.5	V
Supply Current		25	-	21	26	mA
		Full	-	-	33	mA
AC CHARACTERISTICS			1	•		4
-3dB Bandwidth (V <sub>OUT</sub> = 0.2V <sub>P-P</sub> )	A <sub>V</sub> = -1	25	-	800	-	MHz
	A <sub>V</sub> = +1	25	-	850	-	MHz
	A <sub>V</sub> = +2	25	-	550	-	MHz
Slew Rate (V <sub>OUT</sub> = 5V <sub>P-P</sub> )	A <sub>V</sub> = -1	25	-	2400	-	V/µs
	A <sub>V</sub> = +1	25	-	1500	-	V/µs
	A <sub>V</sub> = +2	25	-	1900	-	V/µs
Full Power BW	5V <sub>P-P</sub> , A <sub>V</sub> = +2	25	-	220	-	MHz
Gain Flatness	To 30MHz, A <sub>V</sub> = +2	25	-	±0.015	-	dB
Gain Flatness	To 100MHz, A <sub>V</sub> = +2	25	-	±0.07	-	dB
2nd Harmonic Distortion	50MHz, V <sub>OUT</sub> = 2V <sub>P-P</sub>	25	-	-53	-	dBc
3rd Harmonic Distortion	50MHz, V <sub>OUT</sub> = 2V <sub>P-P</sub>	25	-	-68	-	dBc
3rd Order Intercept	100MHz, A <sub>V</sub> = +2	25	-	28	-	dBm
1dB Compression	100MHz, A <sub>V</sub> = +2	25	-	19	-	dBm
Rise Time (V <sub>OUT</sub> = 0.5V Step)	A <sub>V</sub> = +2	25	-	700	-	ps
	A <sub>V</sub> = +1	25	-	480	-	ps
Overshoot	V <sub>OUT</sub> = 0.5V Step, A <sub>V</sub> = +2	25	-	6	-	%
0.1% Settling Time	V <sub>OUT</sub> = 2V to 0V	25	-	11	-	ns
0.05% Settling Time	V <sub>OUT</sub> = 2V to 0V	25	-	15	-	ns
Overdrive Recovery Time		25	-	8.5	-	ns
Differential Gain	A <sub>V</sub> = +1, 3.58MHz, R <sub>L</sub> = 150Ω	25	-	0.03	-	%
	A <sub>V</sub> = +2, 3.58MHz, R <sub>L</sub> = 150Ω	25	-	0.02	-	%
Differential Phase	A <sub>V</sub> = +1, 3.58MHz, R <sub>L</sub> = 150Ω	25	-	0.05	-	Degrees
	A <sub>V</sub> = +2, 3.58MHz, R <sub>L</sub> = 150Ω	25	-	0.04	-	Degrees

## Application Information

#### **Closed Loop Gain Selection**

The HFA1114 features a novel design which allows the user to select from three closed loop gains, without any external components. The result is a more flexible product, fewer part types in inventory, and more efficient use of board space.

This "buffer" operates in closed loop gains of -1, +1, or +2, and gain selection is accomplished via connections to the  $\pm$ inputs. Applying the input signal to +IN and floating -IN selects a gain of +1, while grounding -IN selects a gain of +2. A gain of -1 is obtained by applying the input signal to -IN with +IN grounded.

The table below summarizes these connections:

GAIN	CONNECTIONS			
(A <sub>CL</sub> )	+INPUT (PIN 3)	-INPUT (PIN 2)		
-1	GND	Input		
+1	Input	NC (Floating)		
+2	Input	GND		

## PC Board Layout

The frequency response of this amplifier depends greatly on the amount of care taken in designing the PC board. The use of low inductance components such as chip resistors and chip capacitors is strongly recommended, while a solid ground plane is a must!

Attention should be given to decoupling the power supplies. A large value ( $10\mu$ F) tantalum in parallel with a small value ( $0.1\mu$ F) chip capacitor works well in most cases.

Terminated microstrip signal lines are recommended at the input and output of the device. Capacitance directly on the output must be minimized, or isolated as discussed in the next section.

For unity gain applications, care must also be taken to minimize the capacitance to ground seen by the amplifier's inverting input. At higher frequencies this capacitance will tend to short the -INPUT to GND, resulting in a closed loop gain which increases with frequency. This will cause excessive high frequency peaking and potentially other problems as well.

An example of a good high frequency layout is the Evaluation Board shown in Figure 2.

## **Driving Capacitive Loads**

Capacitive loads, such as an A/D input, or an improperly terminated transmission line will degrade the amplifier's phase margin resulting in frequency response peaking and possible oscillations. In most cases, the oscillation can be avoided by placing a resistor ( $R_S$ ) in series with the output prior to the capacitance.

Figure 1 details starting points for the selection of this resistor. The points on the curve indicate the  $R_S$  and  $C_L$  combinations for the optimum bandwidth, stability, and settling time, but experimental fine tuning is recommended. Picking a point above or to the right of the curve yields an overdamped response, while points below or left of the curve indicate areas of underdamped performance.

 $R_S$  and  $C_L$  form a low pass network at the output, thus limiting system bandwidth well below the amplifier bandwidth of 850MHz. By decreasing  $R_S$  as  $C_L$  increases (as illustrated in the curves), the maximum bandwidth is obtained without sacrificing stability. Even so, bandwidth does decrease as you move to the right along the curve. For example, at  $A_V$  = +1,  $R_S$  = 50 $\Omega$ ,  $C_L$  = 30pF, the overall bandwidth is limited to 300MHz, and bandwidth drops to 100MHz at  $A_V$  = +1,  $R_S$  = 5 $\Omega$ ,  $C_L$  = 340pF.




FIGURE 1. RECOMMENDED SERIES OUTPUT RESISTOR vs LOAD CAPACITANCE

## **Evaluation Board**

The performance of the HFA1114 may be evaluated using the HFA11XX Evaluation Board, slightly modified as follows:

- 2. Remove the 500 $\Omega$  feedback resistor (R<sub>2</sub>), and leave the connection open.
- 3. a. For  $A_V$  = +1 evaluation, remove the 500 $\Omega$  gain setting resistor (R<sub>1</sub>), and leave pin 2 floating.
  - b. For A<sub>V</sub> = +2, replace the 500 $\Omega$  gain setting resistor with a 0 $\Omega$  resistor to GND.
- 4. Isolate Pin 5 from the stray board capacitance to minimize peaking and overshoot.

The layout and modified schematic of the board are shown in Figure 2.

To order evaluation boards (part number HFA11XXEVAL), please contact your local sales office.

Note: The SOIC version may be evaluated in the DIP board by using a SOIC-to-DIP adapter such as Aries Electronics Part Number 08-350000-10.




FIGURE 2. EVALUATION BOARD SCHEMATIC AND LAYOUT



### **Die Characteristics**

#### **DIE DIMENSIONS:**

63 mils x 44 mils x 19 mils 1600μm x 1130μm x 483μm

#### **METALLIZATION:**

Type: Metal 1: AICu(2%)/TiW Thickness: Metal 1: 8kÅ ±0.4kÅ

Type: Metal 2: AICu(2%) Thickness: Metal 2: 16kÅ ±0.8kÅ

## Metallization Mask Layout

#### PASSIVATION:

Type: Nitride Thickness: 4kÅ ±0.5kÅ

#### TRANSISTOR COUNT:


52

#### SUBSTRATE POTENTIAL (Powered Up):

Floating (Recommend Connection to V-)

NC

HFA1114



OUT

© Copyright Intersil Americas LLC 2002-2004. All Rights Reserved. All trademarks and registered trademarks are the property of their respective owners.

For additional products, see www.intersil.com/en/products.html

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at <a href="http://www.intersil.com/en/support/qualandreliability.html">www.intersil.com/en/support/qualandreliability.html</a>

Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

FN3151 Rev 5.00 September 2004

