HEF4557B

1-to-64 bit variable length shift register Rev. 6 — 18 November 2011

Product data sheet

1. **General description**

The HEF4557B is a static clocked serial shift register whose length may be programmed to be any number of bits between 1 and 64. The number of bits selected is equal to the sum of the subscripts of the enabled length control inputs (L1, L2, L4, L8, L16, and L32) plus one. Serial data may be selected from the DA or DB data inputs with the A/B select input. This feature is useful for recirculation purposes. Information on DA or DB is shifted into the first register position and all the data in the register is shifted one position to the right on the LOW to HIGH transition of CP0 while CP1 is LOW or on the HIGH to LOW transition of CP1 while CP0 is HIGH. A HIGH on master reset (MR) resets the register and forces Q to LOW and Q to HIGH, independent of the other inputs.

It operates over a recommended V_{DD} power supply range of 3 V to 15 V referenced to V_{SS} (usually ground). Unused inputs must be connected to V_{DD}, V_{SS}, or another input.

Features and benefits 2.

- Fully static operation
- 5 V, 10 V, and 15 V parametric ratings
- Standardized symmetrical output characteristics
- Specified from -40 °C to +85 °C
- Complies with JEDEC standard JESD 13-B

3. Ordering information

Table 1. **Ordering information**


All types operate from −40 °C to +85 °C

Type number	Package							
	Name	Description	Version					
HEF4557BP	DIP16	plastic dual in-line package; 16 leads (300 mil)	SOT38-4					
HEF4557BT	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1					




1-to-64 bit variable length shift register

Functional diagram




Product data sheet

1-to-64 bit variable length shift register



5. Pinning information

5.1 Pinning



5.2 Pin description

Table 2. Pin description table

Symbol	Pin	Description
L1, L2, L4, L8, L16, L32	2, 1, 15, 14, 13, 12	bit-length control input
MR	3	asynchronous master reset
CP0	4	clock input
CP1	5	clock input
DA, DB	7, 6	data input
V _{SS}	8	ground (0 V)
A/B	9	select data input

1-to-64 bit variable length shift register

Table 2. Pin description table ... continued

Symbol	Pin	Description
Q	10	buffered output
Q	11	complementary buffered output
V_{DD}	16	supply voltage

6. Functional description

Table 3. Function table[1]

Inputs	Output					
MR	A/B	DA	DB	CP0	CP1	Q
L	L	D_1	D_2	↑	L	D_2
L	Н	D ₁	D_2	↑	L	D ₁
L	L	D ₁	D_2	Н	\	D_2
L	Н	D ₁	D_2	Н	\	D ₁
Н	X	X	X	X	X	L

^[1] The moment D_n appears at Q depends on the bit-length shown in Table 4; H = HIGH voltage level; L = LOW voltag

Table 4. Bit-length select function table

L32	L16	L8	L4	L2	L1	Register length
L	L	L	L	L	L	1-bit
L	L	L	L	L	Н	2-bits
L	L	L	L	Н	L	3-bits
L	L	L	L	Н	Н	4-bits
L	L	L	Н	L	L	5-bits
L	L	L	Н	L	Н	6-bits
L	L	L	Н	Н	L	7-bits
L	L	L	Н	Н	Н	8-bits
		L1 to L16 co	ntinue to increme	ent in a binary co	ount with L32 LO	N
L	Н	Н	Н	Н	Н	32-bits
Н	L	L	L	L	L	33-bits
Н	L	L	L	L	Н	34-bits
		L1 to L16 co	ntinue to increme	ent in a binary co	unt with L32 HIG	Н
Н	Н	Н	Н	L	L	61-bits
Н	Н	Н	Н	L	Н	62-bits
Н	Н	Н	Н	Н	L	63-bits
Н	Н	Н	Н	Н	Н	64-bits

1-to-64 bit variable length shift register

7. Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{DD}	supply voltage		-0.5	+18	V
I _{IK}	input clamping current	$V_I < -0.5 \text{ V or } V_I > V_{DD} + 0.5 \text{ V}$	-	±10	mA
V_{I}	input voltage		-0.5	$V_{DD} + 0.5$	V
lok	output clamping current	$V_O < -0.5 \text{ V or } V_O > V_{DD} + 0.5 \text{ V}$	-	±10	mA
I _{I/O}	input/output current		-	±10	mA
I_{DD}	supply current		-	50	mA
T _{stg}	storage temperature		-65	+150	°C
T _{amb}	ambient temperature		-40	+85	°C
P _{tot}	total power dissipation	DIP16 package	<u>[1]</u> -	750	mW
		SO16 package	[2] _	500	mW
Р	power dissipation	per output	-	100	mW

^[1] For DIP16 package: P_{tot} derates linearly with 12 mW/K above 70 °C.

8. Recommended operating conditions

Table 6. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{DD}	supply voltage		3	-	15	V
VI	input voltage		0	-	V_{DD}	V
T _{amb}	ambient temperature	in free air	-40	-	+85	°C
$\Delta t/\Delta V$	input transition rise and fall rate	$V_{DD} = 5 V$	-	-	3.75	μs/V
		V _{DD} = 10 V	-	-	0.5	μs/V
		V _{DD} = 15 V	-	-	0.08	μs/V

^[2] For SO16 package: Ptot derates linearly with 8 mW/K above 70 °C.

1-to-64 bit variable length shift register

9. Static characteristics

Table 7. Static characteristics

 $V_{SS} = 0$ V; $V_I = V_{SS}$ or V_{DD} unless otherwise specified.

Symbol	Parameter	Conditions	V_{DD}	T _{amb} =	–40 °C	T _{amb} =	25 °C	T _{amb} =	85 °C	Unit
				Min	Max	Min	Max	Min	Max	
V _{IH}	HIGH-level input voltage	$ I_{O} < 1 \mu A$	5 V	3.5	-	3.5	-	3.5	-	V
			10 V	7.0	-	7.0	-	7.0	-	V
			15 V	11.0	-	11.0	-	11.0	-	V
V_{IL}	LOW-level input voltage	$ I_O < 1 \mu A$	5 V	-	1.5	-	1.5	-	1.5	V
			10 V	-	3.0	-	3.0	-	3.0	V
			15 V	-	4.0	-	4.0	-	4.0	V
V_{OH}	HIGH-level output voltage	$ I_O < 1 \mu A$	5 V	4.95	-	4.95	-	4.95	-	V
			10 V	9.95	-	9.95	-	9.95	-	V
			15 V	14.95	-	14.95	-	14.95	-	V
V _{OL} LOW-leve	LOW-level output voltage	$ I_O < 1 \mu A$	5 V	-	0.05	-	0.05	-	0.05	V
			10 V	-	0.05	-	0.05	-	0.05	V
			15 V	-	0.05	-	0.05	-	0.05	V
I _{OH}	HIGH-level output current	$V_0 = 2.5 \text{ V}$	5 V	-	-1.7	-	-1.4	-	-1.1	mA
		$V_0 = 4.6 \text{ V}$	5 V	-	-0.52	-	-0.44	-	-0.36	mA
		$V_0 = 9.5 \ V$	10 V	-	-1.3	-	-1.1	-	-0.9	mA
		$V_0 = 13.5 \text{ V}$	15 V	-	-3.6	-	-3.0	-	-2.4	mA
l _{OL}	LOW-level output current	$V_0 = 0.4 \ V$	5 V	0.52	-	0.44	-	0.36	-	mA
		$V_0 = 0.5 \ V$	10 V	1.3	-	1.1	-	0.9	-	mA
		$V_0 = 1.5 \text{ V}$	15 V	3.6	-	3.0	-	2.4	-	mA
l _l	input leakage current		15 V	-	±0.3	-	±0.3	-	±1.0	μΑ
I _{DD}	supply current	$I_O = 0 A$	5 V	-	50	-	50	-	375	μΑ
			10 V	-	100	-	100	-	750	μΑ
			15 V	-	200	-	200	-	1500	μΑ
Cı	input capacitance		-	-	-	-	7.5	-	-	рF

1-to-64 bit variable length shift register

10. Dynamic characteristics

Table 8. Dynamic characteristics

 $V_{SS} = 0 \text{ V; } T_{amb} = 25 \text{ °C; for test circuit see }$ <u>Figure 6</u>; unless otherwise specified.

Heal Beach In LOW propagation delay propa	Symbol	Parameter	Conditions	V_{DD}	Extrapolation formula	Min	Тур	Max	Unit
MR to Q; see Figure 4 5 V 143 ns + (0.55 ns/pF)CL - 65 130 ns	t _{PHL}			5 V	11 213 ns + (0.55 ns/pF)C _L	-	240	480	ns
MR to Q; see Figure 4 5 V		propagation delay	see <u>Figure 4</u>	10 V	79 ns + (0.23 ns/pF)C _L	-	90	180	ns
Low to High propagation delay See Figure 4 10 \				15 V	57 ns + (0.16 ns/pF)C _L	-	65	130	ns
t_PLH_			MR to Q; see Figure 4	5 V	143 ns + (0.55 ns/pF)C _L	-	170	340	ns
tell bright propagation delay LOW to HIGH propagation delay CPO, CP1 to Q, Q; see Figure 4 5 V 11 213 ns + (0.55 ns/pF)CL cl - 90 180 ns 180				10 V	69 ns + (0.23 ns/pF)C _L	-	80	160	ns
Propagation delay See Figure 4 10 ∨ 79 ns + (0.23 ns/pF)C _L - 90 180 ns 15 ∨ 57 ns + (0.16 ns/pF)C _L - 65 130 ns 15 ∨ 57 ns + (0.16 ns/pF)C _L - 65 130 ns 15 ∨ 57 ns + (0.23 ns/pF)C _L - 140 280 ns 16 ∨ 59 ns + (0.23 ns/pF)C _L - 70 140 ns 15 ∨ 47 ns + (0.16 ns/pF)C _L - 55 110 ns 15 ∨ 47 ns + (0.16 ns/pF)C _L - 55 110 ns 15 ∨ 9 ns + (0.42 ns/pF)C _L - 60 120 ns 15 ∨ 9 ns + (0.42 ns/pF)C _L - 60 120 ns 15 ∨ 9 ns + (0.42 ns/pF)C _L - 20 40 ns 15 ∨ 9 ns + (0.42				15 V	52 ns + (0.16 ns/pF)C _L	-	60	120	ns
MR to Q; see Figure 4 5 \	t _{PLH}			5 V	11 213 ns + (0.55 ns/pF)C _L	-	240	480	ns
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		propagation delay	see Figure 4	10 V	79 ns + (0.23 ns/pF)C _L	-	90	180	ns
$t_{t} = \frac{10 \text{V}}{15 \text{V}} = \frac{59 \text{ns} + (0.23 \text{ns}/\text{pF})C_L}{24 \text{ns} + (0.16 \text{ns}/\text{pF})C_L} = \frac{1}{5} 55 110 \text{ns}}{10 \text{ns}}$ $t_{t} = \frac{10 \text{V}}{10 \text{Ns}} = \frac{10 \text{V}}{10 \text{ns} + (0.16 \text{ns}/\text{pF})C_L} = \frac{1}{5} 60 120 \text{ns}}{10 \text{Ns}}$ $t_{t} = \frac{10 \text{V}}{10 \text{Ns} + (0.16 \text{ns}/\text{pF})C_L} = \frac{1}{5} 00 120 \text{ns}}{10 \text{Ns}} = \frac{1}{5} 00 120 \text{ns}}{10 \text{Ns}}$ $t_{t} = \frac{10 \text{V}}{15 \text{V}} = \frac{10 \text{Ns} + (0.28 \text{ns}/\text{pF})C_L}{10 \text{Ns} + (0.28 \text{ns}/\text{pF})C_L} = \frac{1}{5} 00 100 \text{ns}}{10 \text{Ns}} = \frac{1}{5} 00 100 \text{ns}}{10 \text{Ns}} = \frac{1}{5} 00 100 \text{ns}}{10 \text{Ns}}$ $t_{t} = \frac{10 \text{Ns}}{10 \text{Ns}} = \frac{1}{5} 00 100 \text{ns}}{10 \text{V}} = \frac{1}{5} 00 100 100 \text{ns}}{10 \text{V}} = \frac{1}{5} 00 100 \text{ns}}{10 \text{Ns}} = \frac{1}{5} 00 100 \text{ns}}{10 \text{Ns}} = \frac{1}{5} 00 100 \text{ns}}{10 \text{Ns}} = \frac{1}{5} 00 100 100 \text{ns}}{10 \text{Ns}} = \frac{1}{5} 00 100 100 \text{ns}}{10 \text{Ns}} = \frac{1}{5} 00 100 $				15 V	57 ns + (0.16 ns/pF)C _L	-	65	130	ns
t₁ transition time transition transition time			MR to \overline{Q} ; see Figure 4	5 V	113 ns + (0.55 ns/pF)C _L	-	140	280	ns
				10 V	59 ns + (0.23 ns/pF)C _L	-	70	140	ns
$t_{su} = \frac{DA, DB, A/B \text{ to CPO}, CP1; L1 \text{ to L32} = LOW; see Figure 5}{DA, DB, A/B \text{ to CPO}, CP1; L1 to L32} = HIGH; see Figure 5 \frac{DA, DB, A/B \text{ to CPO}, CP1; L1 to L32}{DA, DB, A/B \text{ to CPO}, CP1; L32} = HIGH; see Figure 5 \frac{DA, DB, A/B \text{ to CPO}, CP1; L32}{DA, DB, A/B \text{ to CPO}, CP1; L32} = HIGH; see Figure 5 \frac{DA, DB, A/B \text{ to CPO}, CP1; L32}{DA, DB, A/B \text{ to CPO}, CP1; L32} = HIGH; see Figure 5 \frac{DA, DB, A/B \text{ to CPO}, CP1; L32}{DA, DB, A/B \text{ to CPO}, CP1; L1 to L32} = LOW; see Figure 5 \frac{DA, DB, A/B \text{ to CPO}, CP1; L1 to L32}{DA, DB, A/B \text{ to CPO}, CP1; L1 to L32} = LOW; see Figure 5 \frac{DA, DB, A/B \text{ to CPO}, CP1; L1 to L32}{DA, DB, A/B \text{ to CPO}, CP1; L1 to L32} = HIGH; see Figure 5 \frac{DA, DB, A/B \text{ to CPO}, CP1; L1 to L32}{DA, DB, A/B \text{ to CPO}, CP1; L1 to L32} = HIGH; see Figure 5 \frac{DA, DB, A/B \text{ to CPO}, CP1; L1 to L32}{DA, DB, A/B \text{ to CPO}, CP1; L1 to L32} = HIGH; see Figure 5 \frac{DA, DB, A/B \text{ to CPO}, CP1; L1 to L32}{DA, DB, A/B \text{ to CPO}, CP1; L1 to L32} = HIGH; see Figure 5 \frac{DA, DB, A/B \text{ to CPO}, CP1; L1 to L32}{DA, DB, A/B \text{ to CPO}, CP1; L1 to L32} = HIGH; see Figure 5 \frac{DA, DB, A/B \text{ to CPO}, CP1; L1 to L32}{DA, DB, A/B \text{ to CPO}, CP1; L1 to L32} = HIGH; see Figure 5 \frac{DA, DB, A/B \text{ to CPO}, CP1; L1 to L32}{DA, DB, A/B \text{ to CPO}, CP1; L1 to L32} = HIGH; see Figure 5 \frac{DA, DB, A/B \text{ to CPO}, CP1; L1 to L32}{DA, DB, A/B \text{ to CPO}, CP1; L1 to L32} = HIGH; see Figure 5}\frac{DA, DB, A/B \text{ to CPO}, CP1; L1 to L32}{DA, DB, A/B \text{ to CPO}, CP1; L1 to L32} = HIGH; see Figure 5}\frac{DA, DB, A/B \text{ to CPO}, CP1; L1 to L32}{DA, DB, A/B \text{ to CPO}, CP1; L1 to L32} = LOW; see Figure 5}\frac{DA, DB, A/B \text{ to CPO}, CP1; L1 to L32}{DA, DB, A/B \text{ to CPO}, CP1; L1 to L32} = LOW; see Figure 5}\frac{DA, DB, A/B \text{ to CPO}, CP1; L1 to L32}{DA, DB, A/B \text{ to CPO}, CP1; L1 to L32} = LOW; see Figure 5}\frac{DA, DB, A/B \text{ to CPO}, CP1; L1 to L32}{DA, DB, A/B \text{ to CPO}, CP1; L1 to L32} = LOW; see Figure 5}\frac{DA, DB, A/B \text{ to CPO}, CP1; L1 to L32}{DA, DB, A/B \text{ to CPO}, CP1; $				15 V	47 ns + (0.16 ns/pF)C _L	-	55	110	ns
$t_{su} \begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	t _t	transition time	see Figure 4	5 V	10 ns + (1.00 ns/pF)C _L	-	60	120	ns
				10 V	9 ns + (0.42 ns/pF)C _L	-	30	60	ns
CP1; L1 to L32 = LOW; see Figure 5				15 V	6 ns + (0.28 ns/pF)C _L	-	20	40	ns
	t _{su}	set-up time		5 V	[2]	360	180	-	ns
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$				10 V		140	70	-	ns
				15 V		90	45	-	ns
			$\overline{CP}1$; L32 = HIGH;	5 V		+40	-20	-	ns
$t_{h} \begin{tabular}{ c c c c c c c c c c c c c c c c c c c$				10 V		+35	-10	-	ns
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$				15 V		+30	-5	-	ns
See Figure 5 10 V	t _h	hold time		5 V	[2]	-40	-110	-	ns
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$				10 V		-10	-45	-	ns
$ \frac{\overline{CP}1;}{\text{L1 to L32 = HIGH;}} \\ \text{see } \frac{\text{Figure 5}}{\text{15 V}} \\ \\ \frac{\text{To V}}{15 \text{ V}} \\ \\ \frac{\text{Figure 5}}{15 \text{ V}} \\ \\ \text{$			see <u>Figure 5</u>	15 V		0	-30	-	ns
L1 to L32 = HIGH; see Figure 5 tw pulse width CP0 input LOW; minimum width; see Figure 5 CP1 input HIGH; minimum width; see Figure 5 MR input HIGH; minimum width; see Figure 5			DA, DB, A/\overline{B} to CP0,	5 V		90	30	-	ns
see Figure 5 15 V 50 15 - ns t _W pulse width CP0 input LOW; minimum width; see Figure 5 5 V 180 90 - ns 15 V 40 20 - ns CP1 input HIGH; minimum width; see Figure 5 5 V 180 90 - ns 10 V 60 30 - ns MR input HIGH; minimum width; see Figure 5 5 V 150 75 - ns 10 V 70 35 - ns			•	10 V		60	20	-	ns
tw pulse width CP0 input LOW; minimum width; see Figure 5 5 V 180 90 - ns 10 V 60 30 - ns 15 V 40 20 - ns CP1 input HIGH; minimum width; see Figure 5 5 V 180 90 - ns MR input HIGH; minimum width; see Figure 5 5 V 40 20 - ns MR input HIGH; see Figure 5 5 V 150 75 - ns				15 V		50	15	-	ns
minimum width; 10 V 60 30 - ns see Figure 5 15 V 40 20 - ns CP1 input HIGH; 5 V 180 90 - ns minimum width; 10 V 60 30 - ns see Figure 5 15 V 40 20 - ns MR input HIGH; 5 V 150 75 - ns minimum width; 5 V 150 75 - ns see Figure 5 10 V 70 35 - ns	t _W	pulse width		5 V		180	90	-	ns
see Figure 5 TCP1 input HIGH; minimum width; see Figure 5 5 V 180 90 - ns 10 V 60 30 - ns 15 V 40 20 - ns MR input HIGH; minimum width; see Figure 5 5 V 150 75 - ns 10 V 70 35 - ns	* *		minimum width;						
CP1 input HIGH; 5 V 180 90 - ns minimum width; 10 V 60 30 - ns see Figure 5 15 V 40 20 - ns MR input HIGH; 5 V 150 75 - ns minimum width; 10 V 70 35 - ns see Figure 5			see Figure 5					-	
minimum width; see Figure 5 10 V 60 30 - ns MR input HIGH; minimum width; see Figure 5 5 V 40 20 - ns 15 V 150 75 - ns 70 35 - ns			CP1 input HIGH;						
see Figure 5 MR input HIGH; 5 V 150 75 - ns minimum width; 10 V 70 35 - ns			minimum width;						
MR input HIGH; 5 V 150 75 - ns minimum width; 10 V 70 35 - ns see Figure 5			see Figure 5						
minimum width; 10 V 70 35 - ns			MR input HIGH;						
see Figure 5			minimum width;						
			see Figure 5	15 V		50	25	_	ns

1-to-64 bit variable length shift register

 Table 8.
 Dynamic characteristics ...continued

 $V_{SS} = 0 \text{ V}$; $T_{amb} = 25 \text{ °C}$; for test circuit see <u>Figure 6</u>; unless otherwise specified.

Symbol	Parameter	Conditions	V_{DD}	Extrapolation formula	Min	Тур	Max	Unit
t _{rec}	recovery time	MR input;	5 V	[2]	500	250	-	ns
		L1 to L32 = LOW; see Figure 5	10 V		250	125	-	ns
		see <u>Figure 5</u>	15 V		150	75	-	ns
		MR input; L32 = HIGH	5 V		110	50	-	ns
			10 V		70	30	-	ns
			15 V		60	25	-	ns
f _{max}	maximum	see Figure 5	5 V		2.5	5	-	MHz
	frequency		10 V		7	14	-	MHz
			15 V		10	20	-	MHz

^[1] The typical values of the propagation delay and transition times are calculated from the extrapolation formulas shown (C_L in pF).

Table 9. Interpolation table [1]

Lengtl	h contro	l inputs				Minimum number of	Set-up, hold, and	Example: t _{rec}	
L1	L2	L4	L8	L16	L32	bits selected	recovery times	minimum, $V_{DD} = 5 \text{ V}$	
L	L	L	L	L	L	1	see Table 8	500 ns	
Н	L	L	L	L	L	2	(interpolate in 6	435 ns	
Χ	Н	L	L	L	L	3	equal steps)	370 ns	
Χ	X	Н	L	L	L	5		305 ns	
Χ	X	Х	Н	L	L	9		240 ns	
Χ	Χ	X	X	Н	L	17		175 ns	
Χ	X	Х	Χ	Х	Н	33	see Table 8	110 ns	

^[1] H = HIGH voltage level; L = LOW voltage level; X = don't care

Table 10. Dynamic power dissipation P_D


 P_D can be calculated from the formulas shown. $V_{SS} = 0 \text{ V}$; $t_r = t_f \le 20 \text{ ns}$; $T_{amb} = 25 \text{ °C}$.

Symbol	Parameter	V_{DD}	Typical formula for P _D (μW)	where:
P_D	dynamic power	5 V	$P_D = 3500 \times f_i + \Sigma (f_o \times C_L) \times V_{DD}^2$	f _i = input frequency in MHz,
	dissipation	10 V	$P_D = 15000 \times f_i + \Sigma (f_o \times C_L) \times V_{DD}^2$	f _o = output frequency in MHz,
		15 V	$P_D = 37000 \times f_i + \Sigma (f_o \times C_L) \times V_{DD}^2$	C_L = output load capacitance in pF,
				V_{DD} = supply voltage in V,
				$\Sigma(f_0 \times C_L)$ = sum of the outputs.


^[2] The set-up, hold, and recovery times vary with the minimum number of bits selected. For intermediate numbers not specified, interpolate as shown in Table 9.

1-to-64 bit variable length shift register

11. Waveforms



1-to-64 bit variable length shift register




Set-up and hold times are shown as positive values but may be specified as negative values.

The shaded area indicates where data can change for predictable performance.


For measurement points see Table 11.

Fig 5. Waveforms showing recovery time for MR and minimum CP0, CP1, and MR pulse widths, set-up and hold times for DA, DB, and A/B to CP0 and CP1

1-to-64 bit variable length shift register



a. Input waveforms



b. Test circuit

Test data is given in Table 11.

Definitions for test circuit:

Device Under Test (DUT)

C_L = Load capacitance including jig and probe capacitance;

 R_T = Termination resistance should be equal to output impedance Z_0 of the pulse generator.

Fig 6. Test circuit for switching times

Table 11. Measurement points and test data

Supply voltage	Input	Load		
	V _I	V _M	t _r , t _f	CL
5 V to 15 V	V_{DD}	0.5V _I	≤ 20 ns	50 pF


HEF4557B NXP Semiconductors

1-to-64 bit variable length shift register

12. Package outline

DIP16: plastic dual in-line package; 16 leads (300 mil)

SOT38-4



UNIT	A max.	A ₁ min.	A ₂ max.	b	b ₁	b ₂	С	D ⁽¹⁾	E ⁽¹⁾	е	e ₁	L	ME	M _H	w	Z ⁽¹⁾ max.
mm	4.2	0.51	3.2	1.73 1.30	0.53 0.38	1.25 0.85	0.36 0.23	19.50 18.55	6.48 6.20	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	0.76
inches	0.17	0.02	0.13	0.068 0.051	0.021 0.015	0.049 0.033	0.014 0.009	0.77 0.73	0.26 0.24	0.1	0.3	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.03

1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT38-4						95-01-14 03-02-13

Fig 7. Package outline SOT38-4 (DIP16)

HEF4557B


ation provided in this document is subject to legal disclaimers.

© NXP B.V. 2011. All rights reserved.

HEF4557B NXP Semiconductors

SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1



UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽¹⁾	Ф	HE	L	Lp	Q	>	w	у	Z ⁽¹⁾	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	10.0 9.8	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	0.069	0.010 0.004	0.057 0.049	0.01		0.0100 0.0075	0.39 0.38	0.16 0.15	0.05	0.244 0.228	0.041	0.039 0.016		0.01	0.01	0.004	0.028 0.012	0°

Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	JEITA		PROJECTION	1330E DATE	
SOT109-1	076E07	MS-012				99-12-27 03-02-19	

Fig 8. Package outline SOT109-1 (SO16)

HEF4557B

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2011. All rights reserved.

1-to-64 bit variable length shift register

13. Revision history

Table 12. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes					
HEF4557B v.6	20111118	Product data sheet	-	HEF4557B v.5					
Modifications:	 Section App 	olications removed							
	 <u>Table 7</u>: I_{OH} minimum values changed to maximum 								
	• <u>Figure 5</u> : "A	\sqrt{B} input" changed to "A/ \overline{B} in	put"						
HEF4557B v.5	20091216	Product data sheet	-	HEF4557B v.4					
HEF4557B v.4	20090916	Product data sheet	-	HEF4557B_CNV v.3					
HEF4557B_CNV v.3	19950101	Product specification	-	HEF4557B_CNV v.2					
HEF4557B_CNV v.2	19950101	Product specification	-	-					

1-to-64 bit variable length shift register

14. Legal information

14.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

14.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

14.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or

malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

HEF4557B

1-to-64 bit variable length shift register

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

14.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

15. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

HEF4557B NXP Semiconductors

1-to-64 bit variable length shift register

16. Contents

1	General description	İ
2	Features and benefits	ļ
3	Ordering information 1	j
4	Functional diagram	<u>)</u>
5	Pinning information 3	3
5.1 5.2	Pinning	
6	Functional description	
7	Limiting values	
8	Recommended operating conditions	
9	Static characteristics	
10	Dynamic characteristics	7
11	Waveforms)
12	Package outline	2
13	Revision history	
14	Legal information15	5
14.1	Data sheet status	5
14.2	Definitions	5
14.3	Disclaimers	ĵ
14.4	Trademarks16	ò
15	Contact information	ò
16	Contents 17	,

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.