Dual JK flip-flop Rev. 1 — 26 June 2013

**Product data sheet** 

# 1. General description

The HEF4027B-Q100 is an edge-triggered dual JK flip-flop which features independent set-direct (SD), clear-direct (CD), clock (CP) inputs and outputs  $(Q, \overline{Q})$ . Data is accepted when CP is LOW, and transferred to the output on the positive-going edge of the clock. The active HIGH asynchronous clear-direct (CD) and set-direct (SD) inputs are independent and override the J, K, and CP inputs. The outputs are buffered for best system performance. Schmitt trigger action makes the clock input highly tolerant of slower rise and fall times.

It operates over a recommended  $V_{DD}$  power supply range of 3 V to 15 V referenced to  $V_{SS}$  (usually ground). Unused inputs must be connected to  $V_{DD}$ ,  $V_{SS}$ , or another input.

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 3) and is suitable for use in automotive applications.

# 2. Features and benefits

- Automotive product qualification in accordance with AEC-Q100 (Grade 3)
  - Specified from –40 °C to +85 °C
- Fully static operation
- 5 V, 10 V, and 15 V parametric ratings
- Standardized symmetrical output characteristics
- ESD protection:
  - MIL-STD-833, method 3015 exceeds 2000 V
  - HBM JESD22-A114F exceeds 2000 V
  - MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 Ω)
- Complies with JEDEC standard JESD 13-B

# 3. Applications

- Registers
- Counters
- Control circuits




# 4. Ordering information


#### Table 1.Ordering information

 $T_{amb}$  from -40 °C to +85 °C.

Type number	Package					
	Name	Description	Version			
HEF4027BT-Q100	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1			


# 5. Functional diagram





# 6. Pinning information

## 6.1 Pinning



# 6.2 Pin description

Table 2.	Pin description	
Symbol	Pin	Description
V <sub>SS</sub>	8	ground supply voltage
1SD, 2SD	9, 7	asynchronous set-direct input (active HIGH)
1J, 2J	10, 6	synchronous input
1K, 2K	11, 5	synchronous input
1CD, 2CD	12, 4	asynchronous clear-direct input (active HIGH)
1CP, 2CP	13, 3	clock input (LOW-to-HIGH edge-triggered)
1 <u>Q</u> , 2 <u>Q</u>	14, 2	complement output
1Q, 2Q	15, 1	true output
V <sub>DD</sub>	16	supply voltage

# 7. Functional description

Table 3.	Function table <sup>[1]</sup>								
Inputs Outputs									
nSD	nCD	nCP	nJ	nK	nQ	nQ			
Н	L	X	x	Х	Н	L			
L	Н	Х	Х	Х	L	Н			
Н	Н	Х	Х	Х	Н	Н			

HEF4027B\_Q100
Product data sheet

Table 3.	Function table	Function table							
Inputs		Outputs							
nSD	nCD	nCP	nJ	nK	nQ	nQ			
L	L	$\uparrow$	L	L	no change	no change			
L	L	↑	Н	L	Н	L			
L	L	↑	L	Н	L	Н			
L	L	$\uparrow$	Н	Н	nQ	nQ			

#### Table 3. Function table<sup>[1]</sup> ...continued

[1] H = HIGH voltage level; L = LOW voltage level; X = don't care;  $\uparrow = positive-going transition$ .

# 8. Limiting values

#### Table 4.Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>DD</sub>	supply voltage		-0.5	+18	V
I <sub>IK</sub>	input clamping current	$V_{\rm I} < -0.5$ V or $V_{\rm I}$ > $V_{\rm DD}$ + 0.5 V	-	±10	mA
VI	input voltage		-0.5	V <sub>DD</sub> + 0.5	V
I <sub>OK</sub>	output clamping current	$V_{\rm O} < -0.5$ V or $V_{\rm O} > V_{\rm DD}$ + 0.5 V	-	±10	mA
I <sub>I/O</sub>	input/output current		-	±10	mA
I <sub>DD</sub>	supply current		-	50	mA
T <sub>stg</sub>	storage temperature		-65	+150	°C
T <sub>amb</sub>	ambient temperature	in free air	-40	+85	°C
P <sub>tot</sub>	total power dissipation	T <sub>amb</sub> –40 °C to +85 °C	<u>[1]</u> _	500	mW
Р	power dissipation	per output	-	100	mW

[1] For SO16 package:  $P_{tot}$  derates linearly with 8 mW/K above 70  $^\circ\text{C}$ 

# 9. Recommended operating conditions

#### Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>DD</sub>	supply voltage		3	15	V
VI	input voltage		0	$V_{DD}$	V
T <sub>amb</sub>	ambient temperature	in free air	-40	+85	°C
$\Delta t/\Delta V$	input transition rise and fall rate	$V_{DD} = 5 V$	-	3.75	μs/V
		V <sub>DD</sub> = 10 V	-	0.5	μs/V
		V <sub>DD</sub> = 15 V	-	0.08	μs/V

**Dual JK flip-flop** 

# **10. Static characteristics**

#### Table 6. Static characteristics

 $V_{SS} = 0$  V;  $V_{I} = V_{SS}$  or  $V_{DD}$ ; unless otherwise specified.

Symbol	Parameter	Conditions	V <sub>DD</sub>	T <sub>amb</sub> =	<b>−40</b> °C	T <sub>amb</sub> =	= 25 °C	T <sub>amb</sub> =	85 °C	Unit
				Min	Max	Min	Max	Min	Max	
V <sub>IH</sub>	HIGH-level input voltage	I <sub>O</sub>   < 1 μA	5 V	3.5	-	3.5	-	3.5	-	V
			10 V	7.0	-	7.0	-	7.0	-	V
			15 V	11.0	-	11.0	-	11.0	-	V
V <sub>IL</sub>	LOW-level input voltage	$ I_O  < 1 \ \mu A$	5 V	-	1.5	-	1.5	-	1.5	V
			10 V	-	3.0	-	3.0	-	3.0	V
			15 V	-	4.0	-	4.0	-	4.0	V
V <sub>OH</sub>	HIGH-level output voltage	$ I_0  < 1 \ \mu A$	5 V	4.95	-	4.95	-	4.95	-	V
			10 V	9.95	-	9.95	-	9.95	-	V
			15 V	14.95	-	14.95	-	14.95	-	V
V <sub>OL</sub>	/ <sub>OL</sub> LOW-level output voltage	$ I_0  < 1 \ \mu A$	5 V	-	0.05	-	0.05	-	0.05	V
			10 V	-	0.05	-	0.05	-	0.05	V
			15 V	-	0.05	-	0.05	-	0.05	V
I <sub>OH</sub>	HIGH-level output current	$V_{0} = 2.5 V$	5 V	-	-1.7	-	-1.4	-	-1.1	mA
		$V_0 = 4.6 V$	5 V	-	-0.52	-	-0.44	-	-0.36	mA
		$V_{O} = 9.5 V$	10 V	-	-1.3	-	-1.1	-	-0.9	mA
		V <sub>O</sub> = 13.5 V	15 V	-	-3.6	-	-3.0	-	-2.4	mA
I <sub>OL</sub>	LOW-level output current	$V_0 = 0.4 V$	5 V	0.52	-	0.44	-	0.36	-	mA
		$V_{O} = 0.5 V$	10 V	1.3	-	1.1	-	0.9	-	mA
		V <sub>O</sub> = 1.5 V	15 V	3.6	-	3.0	-	2.4	-	mA
l <sub>l</sub>	input leakage current		15 V	-	±0.3	-	±0.3	-	±1.0	μΑ
I <sub>DD</sub>	supply current	$I_{O} = 0 A$	5 V	-	4.0	-	4.0	-	30	μΑ
			10 V	-	8.0	-	8.0	-	60	μΑ
			15 V	-	16.0	-	16.0	-	120	μΑ
CI	input capacitance		-	-	-	-	7.5	-	-	pF

**Dual JK flip-flop** 

# **11. Dynamic characteristics**

#### Table 7. Dynamic characteristics

 $V_{SS} = 0$  V;  $T_{amb} = 25$  °C; for test circuit, see <u>Figure 7</u>; unless otherwise specified.

Symbol	Parameter	Conditions	V <sub>DD</sub>	Extrapolation formula <sup>[1]</sup>	Min	Тур	Max	Unit
t <sub>PHL</sub>	HIGH to LOW	$CP \rightarrow Q, \overline{Q};$	5 V	78 ns + (0.55 ns/pF)C <sub>L</sub>	-	105	210	ns
	propagation delay	see Figure 4	10 V	29 ns + (0.23 ns/pF)C <sub>L</sub>	-	40	80	ns
			15 V	22 ns + (0.16 ns/pF)C <sub>L</sub>	-	30	60	ns
		$CD \rightarrow Q;$ see <u>Figure 4</u>	5 V	93 ns + (0.55 ns/pF)C <sub>L</sub>	-	120	240	ns
			10 V	33 ns + (0.23 ns/pF)C <sub>L</sub>	-	45	90	ns
			15 V	27 ns + (0.16 ns/pF)C <sub>L</sub>	-	35	70	ns
		$SD \rightarrow \overline{Q};$	5 V	113 ns + (0.55 ns/pF)C <sub>L</sub>	-	140	280	ns
		see Figure 4	10 V	44 ns + (0.23 ns/pF)C <sub>L</sub>	-	55	110	ns
			15 V	32 ns + (0.16 ns/pF)C <sub>L</sub>	-	40	80	ns
PLH	LOW to HIGH	$CP \rightarrow Q, \overline{Q};$	5 V	58 ns + (0.55 ns/pF)C <sub>L</sub>	-	85	170	ns
	propagation delay	see Figure 4	10 V	27 ns + (0.23 ns/pF)C <sub>L</sub>	-	35	70	ns
			15 V	22 ns + (0.16 ns/pF)C <sub>L</sub>	-	30	60	ns
		$CD \rightarrow \overline{Q};$	5 V	48 ns + (0.55 ns/pF)C <sub>L</sub>	-	75	150	ns
		see Figure 4	10 V	24 ns + (0.23 ns/pF)C <sub>L</sub>	-	35	70	ns
			15 V	17 ns + (0.16 ns/pF)C <sub>L</sub>	-	25	50	ns
		$SD \rightarrow Q;$	5 V	43 ns + (0.55 ns/pF)C <sub>L</sub>	-	70	140	ns
		see Figure 4	10 V	19 ns + (0.23 ns/pF)C <sub>L</sub>	-	30	60	ns
			15 V	17 ns + (0.16 ns/pF)C <sub>L</sub>	-	25	50	ns
t	transition time	see Figure 4	5 V [2]	10 ns + (1.00 ns/pF)C <sub>L</sub>	-	60	120	ns
			10 V	9 ns + (0.42 ns/pF)C <sub>L</sub>	-	30	60	ns
			15 V	6 ns + (0.28 ns/pF)C <sub>L</sub>	-	20	40	ns
su	set-up time	$J,K\toCP;$	5 V		50	25	-	ns
		see Figure 5	10 V		30	10	-	ns
			15 V		20	5	-	ns
h	hold time	$J,K\toCP;$	5 V		25	0	-	ns
		see Figure 5	10 V		20	0	-	ns
			15 V		15	5	-	ns
W	pulse width	CP LOW;	5 V		80	40	-	ns
		minimum width,	10 V		30	15	-	ns
		see <u>Figure 5</u>	15 V		24	12	-	ns
		SD, CD HIGH;	5 V		90	45	-	ns
		minimum width,	10 V		40	20	-	ns
		see Figure 6	15 V		30	15	-	ns
rec	recovery time	SD, CD inputs;	5 V		+20	-15	-	ns
		see Figure 6	10 V		+15	-10	-	ns
			15 V		+10	-5	-	ns

$V_{\rm SS}=0$	$V_{SS} = 0 \text{ V}; T_{amb} = 25 ^{\circ}C; \text{ for test circuit, see } \frac{Figure 7}{2}; \text{ unless otherwise specified.}$									
Symbo	I Parameter	Conditions	V <sub>DD</sub>	Extrapolation formula <sup>[1]</sup>	Min	Тур	Мах	Unit		
f <sub>max</sub>	maximum	CP input;	5 V		4	8	-	MHz		
	frequency	J = K = HIGH; see <u>Figure 5</u>	10 V		12	25	-	MHz		
		see <u>rigure s</u>	15 V		15	30	-	MHz		

#### Table 7. Dynamic characteristics ... continued

[1] The typical values of the propagation delay and transition times are calculated from the extrapolation formulas shown (C<sub>L</sub> in pF).


[2]  $t_t$  is the same as  $t_{TLH}$  and  $t_{THL}$ .

#### Table 8. Dynamic power dissipation P<sub>D</sub>

 $P_D$  can be calculated from the formulas shown.  $V_{SS} = 0$  V;  $t_r = t_f \le 20$  ns;  $T_{amb} = 25$  °C.

Symbol	Parameter	$V_{DD}$	Typical formula for $P_D$ ( $\mu$ W)	Where:
PD	dynamic power	5 V	$P_D = 900 \times f_i + \Sigma (f_o \times C_L) \times V_DD^2$	$f_i = input frequency in MHz;$
	dissipation	10 V	$P_D = 4500 \times f_i + \Sigma(f_o \times C_L) \times V_DD^2$	$f_o$ = output frequency in MHz;
		15 V	$P_{D} = 13200 \times f_{i} + \Sigma(f_{o} \times C_{L}) \times V_{DD}^{2}$	$C_L$ = output load capacitance in pF;
				$V_{DD}$ = supply voltage in V;
				$\Sigma(f_o \times C_L)$ = sum of the outputs.

## 12. Waveforms




7 of 13

### **NXP Semiconductors**


# HEF4027B-Q100

**Dual JK flip-flop** 



#### Table 9.Measurement points

Supply voltage	Input	Output
V <sub>DD</sub>	V <sub>M</sub>	V <sub>M</sub>
5 V to 15 V	0.5V <sub>DD</sub>	0.5V <sub>DD</sub>




#### Table 10. Test data

Supply voltage	Input	Load			
V <sub>DD</sub>	VI	V <sub>I</sub> t <sub>r</sub> , t <sub>f</sub> C			
5 V to 15 V	$V_{SS}$ or $V_{DD}$	$\leq$ 20 ns	50 pF		

HEF4027B\_Q100
Product data sheet

**Dual JK flip-flop** 

# 13. Package outline



#### Fig 8. Package outline SOT109-1 (SO16)

All information provided in this document is subject to legal disclaimers.

HEF4027B\_Q100

Dual JK flip-flop

# 14. Abbreviations

Table 11. Abbreviations				
Acronym	Description			
HBM	Human Body Model			
ESD	ElectroStatic Discharge			
MM	Machine Model			
MIL	Military			

# **15. Revision history**

Table 12. Revision hist	e 12. Revision history						
Document ID	Release date	Data sheet status	Change notice	Supersedes			
HEF4027B_Q100 v.1	20130626	Product data sheet	-	-			

# 16. Legal information

#### 16.1 Data sheet status

Document status[1][2]	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <a href="http://www.nxp.com">http://www.nxp.com</a>.

#### 16.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

### 16.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

#### Suitability for use in automotive applications - This NXP

Semiconductors product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

#### **Dual JK flip-flop**

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

### 16.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

# **17. Contact information**

For more information, please visit: <u>http://www.nxp.com</u>

For sales office addresses, please send an email to: salesaddresses@nxp.com

## **18. Contents**

1	General description 1
2	Features and benefits 1
3	Applications 1
4	Ordering information 2
5	Functional diagram 2
6	Pinning information 3
6.1	Pinning 3
6.2	Pin description 3
7	Functional description 3
8	Limiting values 4
9	Recommended operating conditions 4
10	Static characteristics 5
11	Dynamic characteristics 6
12	Waveforms 7
13	Package outline 9
14	Abbreviations 10
15	Revision history 10
16	Legal information
16.1	Data sheet status 11
16.2	Definitions 11
16.3	Disclaimers
16.4	Trademarks 12
17	Contact information 12
18	Contents 13

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2013.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 26 June 2013 Document identifier: HEF4027B\_Q100