HDLx-2416 Series

Four Character 5.0 mm (0.2 inch) Smart 5×7 Alphanumeric Displays

Data Sheet





Description

These are 5.0 mm (0.2 inch) four character 5×7 dot matrix displays driven by an on-board CMOS IC. These displays are pin for pin compatible with the HPDL-2416. The IC stores and decodes 7-bit ASCII data and displays it using a 5×7 font. Multiplexing circuitry, and drivers are also part of the IC. The IC has fast setup and hold times that makes it easy to interface to a microprocessor.

Absolute Maximum Ratings

Supply Voltage, V _{DD} to Ground ^a	–0.5 V to 7.0 V
Input Voltage, Any Pin to Ground	-0.5 V to VDD +0.5 V
Free Air Operating Temperature Range, T _A	−40 °C to +85 °C
Storage Temperature, T _S	−40 °C to 100 °C
CMOS IC Junction Temperature, T _J (IC)	+150 °C
Relative Humidity (non-condensing) at 65°C	85%
Soldering Temperature [1.59 mm (0.063 in.) Below Body]	
Solder Dipping	260°C for 5 secs
Wave Soldering	250°C for 3 secs
ESD Protection, R = 1.5 kΩ, C = 100 pF	V _Z = 2 kV (each pin)

a. Maximum Voltage with no LEDs illuminated.

Features

- Enhanced drop-in replacement to HPDL-2416
- Smart alphanumeric display
- Built-in RAM, ASCII decoder, and LED drive circuitry
- CMOS IC for low power consumption
- Software controlled dimming levels and blank
- 128 ASCII character set
- End-stackable
- Categorized for luminous intensity; Yellow and Green categorized for color
- Low power and sunlight viewable AllnGaP versions
- Wide operating temperature range, –40 °C to +85 °C
- Excellent ESD protection
- Wide viewing angle (50° typ.)

ESD WARNING: Standard CMOS handling precautions should be observed with the HDLX-2416.

Devices


Deep Red	High Efficiency Red	Orange	Yellow	Green
HDLS-2416	HDLO-2416	HDLA-2416	HDLY-2416	HDLG-2416
HDLU-2416	HDLO-2416-DE000			HDLG-2416-FG000


The address and data inputs can be directly connected to the microprocessor address and data buses.


The HDLX-2416 has several enhancements over the HPDL-2416. These features include an expanded character set, internal 8 level dimming control, external dimming capability, and individual digit blanking. Finally, the extended functions can be disabled which allows the HDLX-2416 to operate exactly like an HPDL-2416 by disabling all of the enhancements except the expanded character set.

The difference between the sunlight viewable HDLS-2416 and the low power HDLU-2416 occurs at power-on or at the default brightness level. Following power up, the HDLS-2416 operates at the 100% brightness level, while the HDLU-2416 operates at the 27% brightness level. Power on sets the internal brightness control (bits 3–5) in the control register to binary code (000). For the HDLS-2416 binary code (000) corresponds to a 100% brightness level, and for the HDLU-2416 binary code (000) corresponds to a 27% brightness level. The other seven brightness levels are identical for both parts.

Package Dimensions








NOTES:

- 1. UNLESS OTHERWISE SPECIFIED, THE TOLERANCE ON ALL DIMENSIONS IS 0.254 mm (0.010).
- 2. ALL DIMENSIONS ARE IN MILLIMETERS (INCHES).
- 3. FOR YELLOW AND GREEN DISPLAYS ONLY.

Pin Numbering and Location



Pin No.	Function	Pin No.	Function
1	CE1 Chip Enable	10	GND
2	CE2 Chip Enable	11	D0 Data Input
3	CLR Clear	12	D1 Data Input
4	CUE Cursor Enable	13	D2 Data Input
5	CU Cursor Select	14	D3 Data Input
6	WR Write	15	D6 Data Input
7	A1 Address Input	16	D5 Data Input
8	A0 Address Input	17	D4 Data Input
9	VDD	18	BL Display Blank

Character Set

			DO	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1
	ASCII		D1	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1
	CODE		D2	0	0	0	0	1	1	1	1	0	0	0	0	1	1	1	1
			D3	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
D6	D5	D4	HEX	0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F
0	0	0	0	:					::.						ä	:			
0	0	1	1																
0	1	0	2			•	#				:	ŧ				:		==	×
0	1	1	3		:			4			:		:::	::	:	<.		\}	•
1	0	0	4										::				H	H	
1	0	1	5	::::						•		×	¥	::::		٠	::		
1	1	0	6	ŧ.	:		:						:	.:	k				===
1	1	1	7			!	::::	:		i.,:		×			€.	:	}	••••	

NOTES: 1 = HIGH LEVEL 0 = LOW LEVEL

Recommended Operating Conditions

Parameter	Symbol	Min.	Тур.	Max.	Unit
Supply Voltage	VDD	4.5	5.0	5.5	V

Electrical Characteristics over Operating Temperature Range

 $4.5 < V_{DD} < 5.5 V$ (unless otherwise specified)

All Devices

Parameter	Symbol	Min.	25	°Cª	Max.	Units	Test Conditions	
raidinesei	Symbol .		Тур.	Max.	- Max	Onnes	i cor contantions	
IDD Blank	I _{DD} (blank)		1.0		4.0	mA	All Digits Blanked	
Input Current	l _l	-40			10	μΑ	$V_{IN} = 0 \text{ V to } V_{DD}$ $V_{DD} = 5.0 \text{ V}$	
Input Voltage High	V _{IH}	2.0			V_{DD}	V		
Input Voltage Low	V _{IL}	GND			0.8	V		

a. $V_{DD} = 5.0 \text{ V}.$

HDLO/HDLA/HDLY/HDLG-2416

Parameter	Symbol	Min.	25	°Cª	Max.	Units	Test Conditions	
- urameter	,		Тур.	Max.	1			
I _{DD} 4 digits 20 Dots/Character ^b , ^c	I _{DD} (#)		110	135	160	mA	"#" ON in All Four Locations	
I _{DD} Cursor All Dots ON @ 50%	I _{DD} (CU)		92	110	135	mA	Cursor ON in All Four Locations	

a. $V_{DD} = 5.0 \text{ V}.$

b. Average I_{DD} measured at full brightness. Peak I_{DD} = 28/15 × Average I_{DD} (#).

c. I_{DD} (#) max. = 135 mA for HDLO/HDLA/HDLY/HDLG-2416, 146 mA for HDLS-2416, and 42 mA for HDLU-2416 at default brightness, 150 °C IC junction temperature and V_{DD} = 5.5 V.

HDLS/HDLU-2416

Part Number	Parameter	Symbol	25	°Cª	Max.	Units	Test Conditions	
			Тур.	Max.				
HDLS-2416	I _{DD} 4 digits	I _{DD} (#)	125	146	180	mA	Four "#" ON in All Four	
HDLU-2416	20 dots/character ^b , ^c		34	42	52		Locations	
HDLS-2416	I _{DD} Cursor all dots ON @	I _{DD} (CU)	105	124	154	mA	Four Cursors ON in All	
HDLU-2416	50%		29	36	45		Four Locations	

a. $V_{DD} = 5.0 \text{ V}.$

Optical Characteristics at 25 °C (see Note)

VDD = 5.0 V at Full Brightness

NOTE Refers to the initial case temperature of the device immediately prior to the light measurement.

HDLS/HDLU-2416

Part Number	Parameter	Symbol	Min.	Тур.	Units	Test Conditions	
HDLS-2416	Average Luminous Intensity per	I _V	4.0	12.7	mcd	"*" Illuminated in All Four Digits,	
HDLU-2416	Digit, Character Average		1.2	3.1	mcd	19 Dots ON per Digit	
All	Peak Wavelength	λ_{PEAK}		645	nm		
	Dominant Wavelength ^a	λ_d		637	nm		

a. Dominant wavelength, λ_d , derived from the CIE chromaticity diagram, and represents the single wavelength which defines the color of the device.

HDLO-2416

Parameter	Symbol	Min.	Тур.	Units	Test Conditions
Average Luminous Intensity per Digit, Character Average	I _V	1.2	3.5	mcd	"*" Illuminated in All Four Digits. 19 Dots ON
Peak Wavelength	λ_{PEAK}		635	nm	
Dominant Wavelength ^a	λ_{d}		626	nm	

a. Dominant wavelength, λ_d , derived from the CIE chromaticity diagram, and represents the single wavelength which defines the color of the device.

b. Average I_{DD} measured at full brightness. Peak I_{DD} = 28/15 × Average I_{DD} (#).

c. I_{DD} (#) max. = 135 mA for HDLO/HDLA/HDLY/HDLG-2416, 146 mA for HDLS-2416, and 42 mA for HDLU-2416 at default brightness, 150 °C IC junction temperature and V_{DD} = 5.5 V.

HDLA-2416

Parameter	Symbol	Min.	Тур.	Units	Test Conditions
Average Luminous Intensity per Digit, Character Average	I _V	1.2	3.5	mcd	"*" Illuminated in All Four Digits. 19 Dots ON
Peak Wavelength	λ_{PEAK}		600	nm	
Dominant Wavelength ^a	λ_{d}		602	nm	

a. Dominant wavelength, λ_d , derived from the CIE chromaticity diagram, and represents the single wavelength which defines the color of the device.

HDLY-2416

Parameter	Symbol	Min.	Тур.	Units	Test Conditions
Average Luminous Intensity per Digit, Character Average	I _V	1.2	3.75	mcd	"*" Illuminated in All Four Digits. 19 Dots ON
Peak Wavelength	λ_{PEAK}		583	nm	
Dominant Wavelength ^a	λ_{d}		585	nm	

a. Dominant wavelength, λ_d , derived from the CIE chromaticity diagram, and represents the single wavelength which defines the color of the device.

HDLG-2416


Parameter	Symbol	Min.	Тур.	Units	Test Conditions
Average Luminous Intensity per Digit, Character Average	I _V	1.2	5.6	mcd	"*" Illuminated in All Four Digits. 19 Dots ON
Peak Wavelength	λ_{PEAK}		568	nm	
Dominant Wavelength ^a	λ_{d}		574	nm	

a. Dominant wavelength, λ_d , derived from the CIE chromaticity diagram, and represents the single wavelength which defines the color of the device.


AC Timing Characteristics over Operating Temperature Range at $V_{DD} = 4.5 \text{ V}$

Parameter	Symbol	Min	Units
Address Setup	t _{AS}	10	ns
Address Hold	t _{AH}	40	ns
Data Setup	t _{DS}	50	ns
Data Hold	t _{DH}	40	ns
Chip Enable Setup	t _{CES}	0	ns
Chip Enable Hold	t _{CEH}	0	ns
Write Time	t _W	75	ns
Clear	t _{CLR}	10	μs
Clear Disable	t _{CLRD}	1	μs

Timing Diagram



Enlarged Character Font



NOTE

- 1. Unless otherwise specified, the tolerance on all dimensions is \pm 0.254 mm (0.010 inch).
- 2. Dimensions are in mm (inches).

Electrical Description

Pin Function	Description
Chip Enable ($\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$, pins 1 and 2)	$\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$ must be a logic 0 to write to the display.
Clear (CLR, pin 3)	When CLR is a logic 0 the ASCII RAM is reset to 20hex (space) and the Control Register/Attribute RAM is reset to 00hex.
Cursor Enable (CUE pin 4)	CUE determines whether the IC displays the ASCII or the Cursor memory. (1 = Cursor, 0 = ASCII).
Cursor Select (CU, pin 5)	CU determines whether data is stored in the ASCII RAM or the Attribute RAM/Control Register. (1 = ASCII, 0 = Attribute RAM/Control Register).
Write (WR, pin 6)	WR must be a logic 0 to store data in the display.
Address Inputs (A ₁ and A ₀ , Pins 8 and 7)	A ₀ -A ₁ selects a specific location in the display memory. Address 00 accesses the far right display location. Address 11 accesses the far left location.
Data Inputs (D ₀ –D ₆ , Pins 11-17)	D_0 – D_6 are used to specify the input data for the display.
V _{DD} (pin 9)	V _{DD} is the positive power supply input.
GND (pin 10)	GND is the display ground.
Blanking Input (BL, pin 18)	BL is used to flash the display, blank the display or to dim the display.

Display Internal Block Diagram

Figure 1 shows the HDLX-2416 display internal block diagram. The CMOS IC consists of a 4×7 Character RAM, a 2×4 Attribute RAM, a 5 bit Control Register, a 128 character ASCII decoder and the refresh circuitry necessary to synchronize the decoding and driving of four 5×7 dot matrix displays.


Four 7 bit ASCII words are stored in the Character RAM. The IC reads the ASCII data and decodes it via the 128 character ASCII decoder. The ASCII decoder includes the 64 character set of the HPDL-2416, 32 lower case ASCII symbols, and 32 foreign language symbols.

A 5 bit word is stored in the Control Register. Three fields within the Control Register provide an 8 level brightness control, master blank, and extended functions disable.

For each display digit location, two bits are stored in the Attribute RAM. One bit is used to enable a cursor character at each digit location. A second bit is used to individually disable the blanking features at each digit location.

The display is blanked and dimmed through an internal blanking input on the row drivers. Logic within the IC allows the user to dim the display either through the \overline{BL} input or through the brightness control in the control register. Similarly the display can be blanked through the \overline{BL} input, the Master Blank in the Control Register, or the Digit Blank Disable in the Attribute RAM.

Figure 1 Internal Block Diagram



Display Clear

Data stored in the Character RAM, Control Register, and Attribute RAM will be cleared if the clear ($\overline{\text{CLR}}$) is held low for a minimum of 10 μ s. Note that the display will be cleared regardless of the state of the chip enables ($\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$). After the display is cleared, the ASCII code for a space (20hex) is loaded into all character RAM locations and 00hex is loaded into all Attribute RAM/Control Register memory locations.

Data Entry

Figure 2 shows a truth table for the HDLX-2416 display. Setting the chip enables $(\overline{\text{CE}}_1, \overline{\text{CE}}_2)$ to logic 0 and the cursor select (CU) to logic 1 will enable ASCII data loading. When cursor select $(\overline{\text{CU}})$ is set to logic 0, data will be loaded into the Control Register and Attribute RAM. Address inputs A_0-A_1 are used to select the digit location in the display. Data inputs D_0-D_6 are used to load information into the display. Data will be latched into the display on the rising edge of the $\overline{\text{WR}}$ signal. D_0-D_6 , A_0-A_1 , $\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$, and $\overline{\text{CU}}$ must be held stable during the write cycle to ensure that correct data is stored into the display. Data can be loaded into the display in any order. Note that when A_0 and A_1 are logic 0, data is stored in the right most display location.

Cursor

When cursor enable (CUE) is a logic 1, a cursor will be displayed in all digit locations where a logic 1 has been stored in the Digit Cursor memory in the Attribute RAM. The cursor consists of all 35 dots ON at half brightness. A flashing cursor can be displayed by pulsing CUE. When CUE is a logic 0, the ASCII data stored in the Character RAM will be displayed regardless of the Digit Cursor bits.

Blanking

Blanking of the display is controlled through the \overline{BL} input, the Control Register and Attribute RAM. The user can achieve a variety of functions by using these controls in different combinations, such as full hardware display blank, software blank, blanking of individual characters, and synchronized flashing of individual characters or entire display (by strobing the blank input). All of these blanking modes affect only the output drivers, maintaining the contents and write capability of the internal RAMs and Control Register, so that normal loading of RAMs and Control Register can take place even with the display blanked.

Figure 2 Display Truth Table

CUE	BL	CLR	CE ₁	CE ₂	WR	CU	A ₁	A ₀	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	Function
0	1	1														Display ASCII
1	1	1	x	X	x	x	Х	X	X	X	X	X	Х	X	X .	Display Stored Cursor
х	Х	0	^	^	^	^	^	^	^	^	^	^	Α	^	^	Reset RAMs
х	0	1														Blank Display but do not reset RAMS and Control Register
						0	0	0	Extended Functions Disable		ntensit Contro		Master Blank	Digit Blank Disable 0	Digit Cursor 0	Write to Attribute RAM and Control Register
					-	0	0	1	0 = Enable D ₁ -D ₅	00	0 = 100 $1 = 609$ $0 = 409$ $1 = 279$	6 6	0 = Display ON	Digit Blank Disable 1	Digit Cursor 1	DBD _n = 0, Allows Digit n to be blanked DBD _n = 1 Prevents Digit n from
Х	Х	1	0	0	0	0	1	0	1 = Disable D ₁ -D ₅	10 10	0 = 179 1 = 109 0 = 7%	6	1 = Display Blanked	Digit Blank Disable 2	Digit Cursor 2	being blanked. DC _n = 0 Removes cursor from
						0	1	1	D ₀ Always Enabled	11	1 = 3%			Digiit Blank Disable 3	Digit Cursor 3	Digit n DC _n = 1 Stores cursor at Digit n
						1	0	0		Digit () ASCII	Data (Ri	ght Most Ch	aracter)	I	
X	x	1	0	0	0	1	0	1		Digit 1	ASCII	Data				Write to Character RAM
	^	·				1	1	0		Digit 2	2 ASCII	Data				White to character how
						1	1	1		Digit 3 ASCII Data (Left Most Character)						
			1	X	Х											
Х	Х	1	Х	1	Х	Х	X	X	X	X	X	Х	X	X	Х	No Change
			X	X	1											

0 = Logic 0; 1 = Logic 1; X = Do Not Care; * 000 = 27% for HDLU-2416

Table 1 shows how the Extended Function Disable (bit D6 of the Control Register), Master Blank (bit D2 of the Control Register), Digit Blank Disable (bit D1 of the Attribute RAM), and BL input can be used to blank the display.

When the Extended Function Disable is a logic 1, the display can be blanked only with the \overline{BL} input. When the Extended Function Disable is a logic 0, the display can be blanked through the \overline{BL} input, the Master Blank, and the Digit Blank Disable. The entire display will be blanked if either the \overline{BL} input is logic 0 or the Master Blank is logic 1, providing all Digit Blank Disable bits are logic 0. Those digits with Digit Blank Disable bits a logic 1 will ignore both blank signals and remain ON. The Digit Blank Disable bits allow individual characters to be blanked or flashed in synchronization with the \overline{BL} input.

Table 1 Display Blanking Truth Table

EFD	MB	DBD_n	BL	
0	0	0	0	Display Blanked by BL
	0	0X	1	Display ON
0	Х	1	0	Display blanked by PL. Individual characters "ON" based on "1" being stored in DBD _n
0	1	0	Х	Display Blanked by MB
0	1	1	1	Display Blanked by MB. Individual characters "ON" based on "1" being stored in DBD _n
1	Х	Х	0	Display Blanked by BL
1	Х	Х	1	Display ON

Dimming

Dimming of the display is controlled through either the \overline{BL} input or the Control Register. A pulse width modulated signal can be applied to the \overline{BL} input to dim the display. A three bit word in the Control Register generates an internal pulse width modulated signal to dim the display. The internal dimming feature is enabled only if the Extended Function Disable is a logic 0.

Bits 3–5 in the Control Register provide internal brightness control. These bits are interpreted as a three bit binary code, with code (000) corresponding to the maximum brightness and code (111) to the minimum brightness. In addition to varying the display brightness, bits 3–5 also vary the average value of IDD. IDD can be specified at any brightness level as shown in Table 2.

Table 2 Current Requirements at Different Brightness Levels

Symbol	D ₅	D ₄	D ₃	Brightness	25 °C Typ.	25 °C Max.	Max. over Temp.	Units
I _{DD} (#)	0	0	0	100%	110	130	160	mA
	0	0	1	60%	66	79	98	mA
	0	1	0	40%	45	53	66	mA
	0	1	1	27%	30	37	46	mA
	1	0	0	17%	20	24	31	mA
	1	0	1	10%	12	15	20	mA
	1	1	0	7%	9	11	15	mA
	1	1	1	3%	4	6	9	mA

Figure 3 Intensity Modulation Control using an Astable Multivibrator (reprinted with permission from *Electronics* magazine, Sept.19, 1974, VNU Business pub. Inc.)




Figure 3 shows a circuit designed to dim the display from 98% to 2% by pulse width modulating the BL input. A logarithmic or a linear potentiometer may be used to adjust the display intensity. However, a logarithmic potentiometer matches the response of the human eye and therefore provides better resolution at low intensities. The circuit frequency should be designed to operate at 10 kHz or higher. Lower frequencies may cause the display to flicker.

Extended Function Disable

Extended Function Disable (bit D6 of the Control Register) disables the extended blanking and dimming functions in the HDLX-2416. If the Extended Function Disable is a logic 1, the internal brightness control, Master Blank, and Digit Blank Disable bits are ignored. However the $\overline{\text{BL}}$ input and Cursor control are still active. This allows downward compatibility to the HPDL-2416.

Mechanical and Electrical Considerations

The HDLX-2416 is an 18 pin DIP package that can be stacked horizontally and vertically to create arrays of any size. The HDLX-2416 is designed to operate continuously from -40°C to +85°C for all possible input conditions.

The HDLX-2416 is assembled by die attaching and wire bonding 140 LEDs and a CMOS IC to a high temperature printed circuit board. A polycarbonate lens is placed over the PC board creating an air gap environment for the LED wire bonds. Backfill epoxy environmentally seals the display

package. This package construction makes the display highly tolerant to temperature cycling and allows wave soldering.

The inputs to the CMOS IC are protected against static discharge and input current latchup. However, for best results standard CMOS handling precautions should be used. Prior to use, the HDLX-2416 should be stored in anti-static tubes or conductive material. During assembly a grounded conductive work area should be used, and assembly personnel should wear conductive wrist straps. Lab coats made of synthetic material should be avoided since they are prone to static charge build-up.

Input current latchup is caused when the CMOS inputs are subjected either to a voltage below ground (Vin < ground) or to a voltage higher than $V_{DD}\,(V_{in}\!\!>\!V_{DD}\!)$ and when a high current is forced into the input. To prevent input current latchup and ESD damage, unused inputs should be connected either to ground or to $V_{DD}.$ Voltages should not be applied to the inputs until V_{DD} has been applied to the display. Transient input voltages should be eliminated.

Soldering and Post Solder Cleaning Instructions for the HDLX-2416

The HDLX-2416 may be hand soldered or wave soldered with SN63 solder. When hand soldering it is recommended that an electronically temperature controlled and securely grounded soldering iron be used. For best results, the iron tip temperature should be set at 315 °C (600 °F). For wave soldering, a rosin-based RMA flux can be used. The solder wave temperature should be set at 245 °C \pm 5 °C (473 °F \pm 9 °F), and dwell in the wave should be set between 1.5 to 3 seconds for optimum soldering. The preheat temperature should not exceed 110 °C (230 °F) as measured on the solder side of the PC board.

For further information on soldering and post solder cleaning, see Application Note 1027, *Soldering LED Components*.

Contrast Enhancement

The objective of contrast enhancement is to provide good readability in the end user's ambient lighting conditions. The concept is to employ both luminance and chrominance contrast techniques. These enhance readability by having the OFF-dots blend into the display background and the ON-dots vividly stand out against the same background. For additional information on contrast enhancement, see Application Note 1015.

Intensity Bin Limits for HDLS-2416

Bin	Intensity Range (mcd)					
Dill	Min.	Max.				
Е	3.97	6.79				
F	5.55	9.50				
G	7.78	13.30				
Н	10.88	18.62				
I	15.24	26.07				
J	21.33	36.49				

NOTE Test conditions as specified in Optical Characteristic table.

Intensity Bin Limits for HDLX-2416

Bin	Intensity Range (mcd)						
Dill	Min.	Max.					
Α	1.20	1.77					
В	1.25	2.47					
С	2.02	3.46					
D	2.83	4.85					
E	3.97	6.79					
F	5.55	9.50					
G	7.78	13.30					

NOTE Test conditions as specified in Optical Characteristic table.

Color Bin Limits

Color	Bin	Color Range (nm)				
Coloi	DIII	Min.	Max.			
Yellow	3	581.5	585.0			
	4	584.0	587.5			
	5	586.5	590.0			
	6	589.0	592.5			
Green	1	576.0	580.0			
	2	573.0	577.0			
	3	570.0	574.0			
	4	567.0	571.5			

NOTE Test conditions as specified in Optical Characteristic table.

For product information and a complete list of distributors, please go to our web site: www.avagotech.com

Avago Technologies and the A logo are trademarks of Avago Technologies in the United States and other countries. All other brand and product names may be trademarks of their respective companies.

Data subject to change. Copyright © 2016 Avago Technologies. All Rights Reserved.

AV02-0662EN - March 4, 2016



