Windows[®] CE Intelligent Peripheral Controller HD64465

User's Manual

HITACHI

www.DataSheet4U.com

ADE-602-168B

Rev. 3.0 03/08/01 Hitachi Ltd.



Cautions

- 1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
- 2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
- 3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
- 4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
- 5. This product is not designed to be radiation resistant.
- 6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
- 7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

www.DataSheet4U.com

Revisions and Additions in this Edition

Page	Item	Description
-	Description of register address	<former edition=""> 0xh</former>
		<this edition=""> H'</this>
-	Description of HD64465BQ	Add the description of new product "HD64465BQ"
-	HD64465BP Specifications Changed	<former edition=""> PLL used in bypass mode and 48 MHz clock input into UCK terminal</former>
		<this edition=""> PLL used in bypass mode</this>
16	Table 4.1 HD64465BP Signal	Add the description of M12 to M15 pins
17	Names (by pin numbers in alphabetical order)	Add the description of N12 to N15, P12 to P15, R12 to R15 pins
		Signal name of R1 pin
26	Table 4.4 Pin Descriptions of CPU Interface	<pre> <former edition=""> RESET#</former></pre>
		<this edition=""></this>
		RESETPI#
39	Table 4.24 Pin Descriptions of	Correct the table name
	No Connected Pins	<former edition=""> Pin Descriptions of LCD Interface</former>
		<this edition=""></this>
		Pin Descriptions of No Connected Pins
	Table 4.25 Pin Descriptions of	Pin description of AVSS3
	Power/Ground	<former edition=""> Ground for analog circuit (can not connected)</former>
		<this edition=""></this>
		NC (No Connected Pin)
52	6.3 Register Dexcription	<former edition=""></former>
	Table 6.1 The Register List Of Power Management and System	Register Size = 2 Access Size = 2
	Configuration	<this edition=""> Register Size = 16 Access Size = 16</this>

Page	Item	Description
54	6.3.2 System Configuration	Add the following description
	Register (SCONFR) Description of Bits 11 - 8	Note that the relationship between HW[3:0] and CPU programmed inserted wait states (IWS) is $2 \le 1 \text{ WS} \le 1 + \text{HW}[3:0]$. Hence, the CPU default inserted wait states should be 2.
58	6.3.4 System Peripheral Clock Control Register (SPCCR)	<former edition=""> Note: The parameter, Twkst, please refer the AC timing specification.</former>
		<this edition=""> Note: The parameter, Twkst = 15 ms</this>
59	Figure 6.1 AFECK & LCK Related Clock Diagram	Add the description of ACCLK pin
71	7.3.1 Port Data Register	<former edition=""> GPCDR Address: 100004018h</former>
		<this edition=""> GPEDR Address: H'100004018</this>
91	Table 9.1 The Register List of Timer Module	<former edition=""> Register Size = 2 Access Size = 2</former>
		<this edition=""> Register Size = 16 Access Size = 16</this>
93	9.2.3 TRVR1:Timer 1 Read Vlue Register	<former edition=""> R/W value = R/O <this edition=""> R/W value = R</this></former>
94	9.2.4 TRVR0:Timer 0 Read Value Register	
99	9.2.9 PWM1CS: PWM1 Clock Scale Register	Delete the default value
	Bits 5 - 0	
102	9.2.12 PWM0CS: PWM0 Clock Scale Register	-
	Bits 5 - 0	
121	10.4.8 PCC1 General Control	Description of bit 7
	Register (PCC1GCR)	<former edition=""> PCC0</former>
		<this edition=""> PCC1</this>
		Description of bit 4
		<former edition=""> VCC0SEL1</former>
		<this edition=""> VCC1SEL0</this>

Page	Item	Description		
152	(26) Timing control Register (ITMCR)	Delete the default	value	
	Bits 5 - 0			
176	(2) ECP Address FIFO Register	Default value of bi	its 2 -	0
	(ECPAFifo)	<former edition=""></former>	111b	
		<this edition=""> 11</this>	1	
	(4) Device Control Register (der)	Default value of bi	its 2 -	0
	(Address H'1000A004, Mode All)	<former edition=""></former>	11b	
		<this edition=""> 11</this>		
227	Table 14.3 AC97 Timing	<former edition=""></former>	Unit :	Us Ns
		<this edition=""> Un</this>	it :	μs ns
336	19.2.1 A/D Data Registers A to D (ADDRA to ADDRD, ADCAL)	<former edition=""></former>		: AD8 : AD9
		<this edition=""></this>		: AD9 : AD8
341	19.3.2 Acan Mode (SCAN = 1)	Add the ADCSR ta	able	
352, 353	Table 20.13 AFECK clock input AC Timing Spec. (PLL1:bypass) (unit : ns)	New tables added	l	
	Table 20.14 AFECK clock input AC Timing Spec. (PLL1:operatings) (unit : ns)			
	Table 20.15 AFECK clock input AC Timing Spec. (PLL2:bypass) (unit : ns)			
	Table 20.16 AFECK clock input AC Timing Spec. (PLL2:operating) (unit : ns)			
363, 364	Figure 20.26 AFECK Clock Input Timing	New figures adde	d	
	Figure 20.27 UCK Clock Input Timing			

HD64465BP Specifications Changed

1. Change in Specifications

Item changed	Guaranteed value before change	Guaranteed value after change
PLL stabilization time	5ms	Not guaranteed

2. Major Influences Due to Above Change in Specifications

Preconditions	Problems in usage
PLL used in bypass mode	No problem (no standby time added)
Reset signal input after turning power on	No problem (no standby time added)
PLL standby not used although oscillation stop used	No problem (no standby time added)
Certain interval allowed between PLL standby and wakeup	Several seconds may be required for access by HD64465BP from CPU.

- 3. Countermeasures
- Use the system in a state without any problem by referring to "2." above.
- Create your program in a way to prohibit access other than to the HD64465BP system configuration register (offset address: H'00000000 to H'00000ff0) for a certain period of time after returning from PLL standby.
- 4. Debugged Version

The cause of this problem has already been clarified, which can be solved by correcting the wiring layer. The new mask product (HD64465EBP) is available as the debugged version.

Contents

Sect	ion 1	Features	1
1.1	CPU I	nterface	1
1.2	PCMC	CIA Controller	1
1.3	AFE I	nterface	1
1.4	GPIO	Function(Port Interrupt)	1
1.5	Interru	pt Controller	2
1.6	Power	Management	2
1.7	Timer		2
1.8	Keybo	ard Controller Interface	2
1.9	UART	۰	2
1.10	Printer	r interface	3
1.11	Audio	CODEC Interface	3
1.12			
1.13	Clock	Generator and PLL	3
1.14	USB H	Host Controller	4
1.15	10-bit	ADC	4
1.16	Packag	ge	4
Sect	ion 2	General Description	5
Sect	ion 3	System Block Diagram	7
3.1	Applic	cation Circuit	7
3.2	Systen	n Block Diagram	8
3.3	Physic	al Address Space	9
3.4	HD64	465 Memory Address	10
3.5	Pin Co	onfiguration	11
	3.5.1	HD64465BP Top View	11
	3.5.2	HD64465BP Bottom View	12
	3.5.3	HD64465BQ Top View	13
	3.5.4	HD64465BQ Bottom View	14
Sect	ion 4	Pin Description	15
Sect	ion 5	Internal CPU Interface	41
5.1	Introd	uction	
5.2		nterface Signal Description	
	5.2.1	System Bus Interface Signals	
	5.2.2	Internal Bus Interface Signals	
5.3	Functi	on Description	

Rev. 3.0, 03/01, page i of xiii

5.4	Signal	Timing Description	45
	5.4.1	Low Speed Timing	45
	5.4.2	High Speed Timing	47
5.5	Interna	l Bus Data Swap Rules	49
5.6	Interna	l Peripheral Bus AC Timing Specification	50
Secti	ion 6	Power Management and System Configuration	51
6.1		ew	
6.2		28	
6.3		er Description	
0.5	6.3.1	System Module Standby Control Register (SMSCR)	
	6.3.2	System Configuration Register (SCONFR)	
	6.3.3	System Bus Control Register (SBCR)	
	6.3.4	System Peripheral Clock Control Register (SPCCR)	
	6.3.5	System Peripheral S/W Reset Control Register (SPSRCR)	
	6.3.6	System PLL Control Register (SPLLCR)	
	6.3.7	System Revision Register (SRR)	
	6.3.8	System Device ID Register (SDID)	
6.4		h Hardware Reset Timing	
0.1	6.4.1	Power-On Reset Output	
	6.4.2	Manual Reset Output.	
	0.1.2		
Secti	ion 7	General Purpose I/O Port	
Secti 7.1		ew	67
	Overvi 7.1.1	ew Features	67 67
	Overvi 7.1.1	ew	67 67
7.1	Overvi 7.1.1 Registe	ew Features	67 67 69
7.1 7.2	Overvi 7.1.1 Registe	ew Features er Configuration	67 67 69 70
7.1 7.2	Overvi 7.1.1 Registe Registe	ew Features er Configuration er Descriptions	67 67 69 70 70
7.1 7.2	Overvi 7.1.1 Registe Registe 7.3.1	ew Features er Configuration er Descriptions Port Data Register	67 67 70 70 72
7.1 7.2	Overvi 7.1.1 Registe 7.3.1 7.3.2	ew Features er Configuration er Descriptions Port Data Register Port Control Register	67 67 69 70 70 72 74
7.17.27.3	Overvi 7.1.1 Registe 7.3.1 7.3.2 7.3.3	ew Features er Configuration er Descriptions Port Data Register Port Control Register Port Interrupt Control Register Port Interrupt Status Register	67 67 70 70 70 72 74 76
7.1 7.2 7.3	Overvi 7.1.1 Regista 7.3.1 7.3.2 7.3.3 7.3.4	ew Features er Configuration er Descriptions Port Data Register Port Control Register Port Interrupt Control Register Port Interrupt Status Register Interrupt Controller (INTC)	67 69 70 70 72 74 76
7.17.27.3	Overvi 7.1.1 Registe 7.3.1 7.3.2 7.3.3 7.3.4	ew Features er Configuration er Descriptions Port Data Register Port Control Register Port Interrupt Control Register Port Interrupt Status Register Interrupt Controller (INTC) ew	67 69 70 70 70 70 71 74 76 79 79
7.1 7.2 7.3	Overvi 7.1.1 Regista 7.3.1 7.3.2 7.3.3 7.3.4 ion 8 Overvi 8.1.1	ew Features er Configuration er Descriptions Port Data Register Port Control Register Port Interrupt Control Register Port Interrupt Status Register Interrupt Controller (INTC) ew Features	67 67 70 70 72 74 76 79 79 79
7.1 7.2 7.3	Overvi 7.1.1 Regista 7.3.1 7.3.2 7.3.3 7.3.4 ion 8 Overvi 8.1.1 8.1.2	ew Features er Configuration er Descriptions Port Data Register Port Control Register Port Interrupt Control Register Port Interrupt Status Register Interrupt Controller (INTC) ew Features Block Diagram	67 67 70 70 72 74 76 79 79 79 80
7.1 7.2 7.3	Overvi 7.1.1 Registe 7.3.1 7.3.2 7.3.3 7.3.4 ion 8 Overvi 8.1.1 8.1.2 8.1.3	ew Features er Configuration er Descriptions Port Data Register Port Control Register Port Interrupt Control Register Port Interrupt Status Register Interrupt Controller (INTC) ew Features Block Diagram Pin Configuration	67 69 70 70 72 74 74 76 79 79 79 79 80
7.1 7.2 7.3 Secti 8.1	Overvi 7.1.1 Registe 7.3.1 7.3.2 7.3.3 7.3.4 ion 8 Overvi 8.1.1 8.1.2 8.1.3 8.1.4	ew Features er Configuration er Descriptions Port Data Register Port Control Register Port Interrupt Control Register Port Interrupt Status Register Interrupt Controller (INTC) ew Features Block Diagram Pin Configuration Register Configuration	67 67 70 70 72 74 76 79 79 80 80 80
7.1 7.2 7.3	Overvi 7.1.1 Regista 7.3.1 7.3.2 7.3.3 7.3.4 ion 8 Overvi 8.1.1 8.1.2 8.1.3 8.1.4 Interru	ew Features er Configuration er Descriptions Port Data Register Port Control Register Port Interrupt Control Register Port Interrupt Status Register Interrupt Controller (INTC) ew Features Block Diagram Pin Configuration Register Configuration pt Sources	67 67 70 74 76 70 70 74 76 78 78 78 78 78 78 79 78 78 79 79 79 78 79 79 79 79 79 79 79 79 79 79 79 80 80 80 80 80 80 80
7.1 7.2 7.3 Secti 8.1	Overvi 7.1.1 Regista 7.3.1 7.3.2 7.3.3 7.3.4 ion 8 Overvi 8.1.1 8.1.2 8.1.3 8.1.4 Interru 8.2.1	ew Features er Configuration er Descriptions Port Data Register Port Control Register Port Interrupt Control Register Port Interrupt Status Register Interrupt Controller (INTC) ew Features Block Diagram Pin Configuration Register Configuration pt Sources On-Chip Module Interrupt	67 67 70 71
7.1 7.2 7.3 Secti 8.1 8.2	Overvi 7.1.1 Regista Regista 7.3.1 7.3.2 7.3.3 7.3.4 ion 8 Overvi 8.1.1 8.1.2 8.1.3 8.1.4 Interru 8.2.1 8.2.2	ew Features er Configuration Port Data Register Port Control Register Port Interrupt Control Register Port Interrupt Status Register Port Interrupt Status Register Interrupt Controller (INTC) ew Features Block Diagram Pin Configuration Pin Configuration pt Sources On-Chip Module Interrupt	67 67 70 70 72 74 74 76 79 80 80 81 81
7.1 7.2 7.3 Secti 8.1	Overvi 7.1.1 Regista Regista 7.3.1 7.3.2 7.3.3 7.3.4 ion 8 Overvi 8.1.1 8.1.2 8.1.3 8.1.4 Interru 8.2.1 8.2.2 NIRR:	ew Features er Configuration er Descriptions Port Data Register Port Control Register Port Interrupt Control Register Port Interrupt Status Register Interrupt Controller (INTC) ew Features Block Diagram Pin Configuration Register Configuration pt Sources On-Chip Module Interrupt	67 67 70 70 72 74 74 76 79 80 80 81 81 81 82

8.5	NITR:	Interrupt Trigger Mode Register	86
Secti	ion 9	Timer	89
9.1	Overvi	ew	89
	9.1.1	Features	89
	9.1.2	Block Diagram	90
	9.1.3	Pin Configuration	91
	9.1.4	Register Configuration	91
9.2	Timer	Register	
	9.2.1	TCVR1: Timer 1 Constant Value Register	92
	9.2.2	TCVR0: Timer 0 Constant Value Register	
	9.2.3	TRVR1: Timer 1 Read Value Register	
	9.2.4	TRVR0: Timer 0 Read Value Register	
	9.2.5	TCR1: Timer 1 Control Register	
	9.2.6	TCR0: Timer 0 Control Register	
	9.2.7	TIRR: Timer Interrupt Request Register	
	9.2.8	TIDR*: Timer Interrupt Disable Register	
	9.2.9	PWM1CS: PWM 1 Clock Scale Register	
	9.2.10	PWM1LPC: PWM 1 Low Pulse Width Counter Register	
	9.2.11	-	
	9.2.12	PWM0CS: PWM 0 Clock Scale Register	
		PWM0LPC: PWM 0 Low Pulse Width Counter Register	
		PWM0HPC: PWM 0 High Pulse Width Counter Register	
9.3		Register Programming Sequence	
9.4		pt Timing	
9.5		igger Signal ADTRIG#	
9.6		Request Enable Function	
9.7		Operation	
Saat	ion 10	PC Card Controller (PCC)	100
10.1		ew	
10.2		28	
10.3	-	er Configuration	
10.4	0	er Description	
		PCC0 Interface Status Register (PCC0ISR)	
		PCC0 General Control Register (PCC0GCR)	
	10.4.3		
	10.4.4	PCC0 Card Status Change Interrupt Enable Register (PCC0CSCIER)	
	10.4.5	PCC0 Software Control Register (PCC0SCR)	
	10.4.6	PCC Serial Power Switch Control Register (PCCPSR)	
	10.4.7	PCC1 Interface Status Register (PCC1ISR)	
	10.4.8	PCC1 General Control Register (PCC1GCR)	
	10.4.9	PCC1 Card Status Change Register (PCC1CSCR)	123

Rev. 3.0, 03/01, page iii of xiii

	10.4.10) PCC1 Card Status Change Interrupt Enable Register (PCC1CSCIER)	125
	10.4.1	PCC1 Software Control Register (PCC1SCR)	127
		FIR Module	
11.1		ew	
		Features	
	11.1.2	Functional Block Diagram of FIR	130
11.2		ontroller Register Description	
	11.2.1	UART Register of FIR Portion	132
		FIR Controller Register	
	11.2.3	Register Description	134
11.3	FIR Tr	ansmit Operation	153
11.4	FIR Re	eceive Operation	154
11.5	Examp	le of Initialization and Programming Procedure for HP-SIR	156
Sect	ion 12	UART	157
12.1	Overvi	ew	157
12.2	Feature	28	157
12.3		Channel Register Description	
		Data Register	
		Control Registers: UIER, UIIR, UFCR, UDLL, UDLM, ULCR, UMCR	
		Status Register ULSR and UMSR	
12.4			
12.5		mming	
12.0	-	Programming Sequence	
12.6		re Reset	
12.7		Input Operation	
12.7		nterrupt Mode Operation	
12.9		ION	
Seat	ion 12	Parallel Port	171
13.1		ew	
13.2		28	
13.3		Port Register Description	
		SPP and EPP Modes	
	13.3.2	ECP Mode	174
	ion 14	Serial CODEC Interface	181
14.1		ew	
		Features	
		Block Diagram	
14.2	Registe	er Description	183
	14.2.1	Transmit Data Register (TDR)	184
Rev.	3.0, 03/0)1, page iv of xiii	

	14.2.2	Receive Data Register (RDR)	185
	14.2.3	Control Register (CR)	186
	14.2.4	Status Register (SR)	187
	14.2.5	Frequency Select Register	.189
	14.2.6	Command/Status Address Register (CSAR)	.190
	14.2.7	Command/Status Data Register (CSDR)	.191
	14.2.8	PCM Playback/Record Left Channel (PCML)	.192
		PCM Playback/Record Right Channel (PCMR)	
	14.2.10	Line 1 Data Register (LINE1)	.194
	14.2.11	PCM Center Playback/MIC ADC Channel (PCMC)	.195
	14.2.12	PCM Left Surround Channel Data Register (PCMLS)	.196
	14.2.13	PCM Right Surround Channel Data Register (PCMRS)	.197
	14.2.14	PCMLFE Data Register (PCMLFE)	.198
	14.2.15	Line 2 Channel Data Register (LINE2)	.199
	14.2.16	HSET Data Register (HSET)	.200
	14.2.17	IO Control/Status Data Register (IOCS)	.201
		AC97 Transmit Interrupt Enable Register (ATIER)	
		AC97 TX FIFO Status Register	
	14.2.20	AC97 RX FIFO Interrupt Enable Register (ARIER)	.208
	14.2.21	AC97 RX Status Register (ARSR)	.211
	14.2.22	AC97 Control Register (ACR)	.213
	14.2.23	AC97 TAG Register (ATAGR)	.215
	14.2.24	Slot Request Active Register (SRAR)	.216
14.3	Functio	n Description	.217
	14.3.1	Internal Bus Interface	.217
	14.3.2	Clock Generator	.217
	14.3.3	CS4218 or CS4271 TX Controller	.218
	14.3.4	CS4218 or CS4271 RX Controller	.218
	14.3.5	AC97 TX Controller	218
	14.3.6	AC97 RX Controller	.219
	14.3.7	Miscellaneous Function Block	.219
	14.3.8	Data Structure of Memory in DMA Mode	.219
14.4	Program	n Flow	.220
~ .			•••
		AFE Interface	
15.1		ew	
		Features	
		Block Diagram	
15.2	-	r Description	
	15.2.1		
	15.2.2	Status Register (STR)	
	15.2.3	Transmit Data Register (TXDR)	
	15.2.4	Receive Data Register (RXDR)	.236

Rev. 3.0, 03/01, page v of xiii

	15.2.5	Transmit Data Buffers (TXDB0,1)	236
	15.2.6	Transmit Shift Register (TSFTR)	
	15.2.7	Receive Data Buffers (RXDB0,1)	
	15.2.8	Receive Shift Register (RSFTR)	
15.3	Data T	ransfer	
	15.3.1	Data Transmit	
	15.3.2	Data Receive	
15.4	Divide	r	
15.5	Extern	al Chip Control Signal	
15.6	Interru	pt	
15.7	How to	D Use the Special Pin (RLYCNT, RING)	
	15.7.1	How to use the RLYCNT pin	
	15.7.2	How to Use the RING pin	242
Sect	ion 16	Keyboard Controller Interface	
16.1		ew	
		Features	
	16.1.2	Block Diagram	
16.2		er Description	
	-	Control Register (CR)	
		Status Register (SR)	
		H8 Control 1 Register (H8C1R)	
		H8 Control 2 Register (H8C2R)	
16.3		on Description	
16.4		g Diagram	
Sect	ion 17	PS/2 Interface	249
17.1		ew	
17.2		nfiguration	
17.3		ers Description	
17.5	-	Keyboard Control/Status Register (KBCSR)	
		Keyboard Interrupt Status Register (RBISR)	
		Mouse Control/Status Register (MSCSR)	
		Mouse Interrupt Status Register (MSISR)	
174		Diagram	
		ion	
17.5		Serial Data Format	
		Software Operational Sequence	
		Communication Protocol	
17.6		ION	
Sect	ion 18	USB Host Controller	
18.1		iction	
Rev.	3.0, 03/0	01, page vi of xiii	

	18.1.1	Device Description / Purpose	259
	18.1.2	Reference Information	259
18.2	Functio	on Description	
	18.2.1	System Architecture	
	18.2.2	USB Host Controller	261
	18.2.3	USB Interface	
	18.2.4	Power Management	
	18.2.5	Register/Address Summary	316
Secti	on 19	A/D Converter	
		ew	
		Features	
		Block Diagram	
		Input Pins	
		Register Configuration	
19.2		er Descriptions	
	19.2.1	A/D Data Registers A to D (ADDRA to ADDRD, ADCAL)	
		A/D Control/Status Register (ADCSR)	
	19.2.3	A/D Calibration Sample Control Register (ADCALCR)	
19.3		on	
	19.3.1	Single Mode (SCAN = 0)	
	19.3.2	Scan Mode (SCAN = 1)	
	19.3.3	Input Sampling and A/D Conversion Time	343
	19.3.4	A/D External Trigger Input Timing	
19.4	Interruj	pts	344
19.5	Usage 1	Notes	
19.6	A/D Co	onversion Characteristics	345
19.7	Analog	Input Pin Characteristics	
a .	•		
Secti	on 20	Electrical Characteristics (VCC = $3.3V\pm0.3V$, VCCA, VCCB,	
		VCC5=5.0V±0.5V, Ta=0°C to 70°C, unit : ns)	
20.1		ectrical Characteristics	
20.2	AC Cha	aracteristics	349
Secti	on 21	Recommended Reflow Condition	365
Secti	on 22	Package Information	367
Secti	on 23	Ordering Information	369
Appe	endix		

Tables

Table 4-1. HD64465BP Signal Names (by pin numbers in alphabetical order)	15
Table 4-2. HD64465BQ Signal Names (by pin numbers in alphabetical order)	20
Table 4-3. Pin Descriptions of Test Mode Select	25
Table 4-4. Pin Descriptions of CPU Interface	25
Table 4-5. Pin Descriptions of PCMCIA 0 Interface	27
Table 4-6. Pin Descriptions of PCMCIA 1 Interface	29
Table 4-7. Pin Descriptions of UART 0	31
Table 4-8. Pin Description of IrDA	31
Table 4-9. Pin Descriptions of Printer Port Interface	32
Table 4-10. Pin Descriptions of AFE Interface	33
Table 4-11. Pin Descriptions of CODEC Interface	34
Table 4-12. Pin Descriptions of USB Interface	34
Table 4-13. Pin Descriptions of Keyboard Interface	35
Table 4-14. Pin Descriptions of IO Port A	35
Table 4-15. Pin Description of IO Port B	36
Table 4-16. Pin Descriptions of IO Port C	36
Table 4-17. Pin Descriptions of IO Port D	37
Table 4-18. Pin Descriptions of IO Port E	
Table 4-19. Pin Descriptions of 10-bit ADC Interface	37
Table 4-20. Pin Descriptions of PS/2 Interface	
Table 4-21. Pin Descriptions of System Reset Interface	38
Table 4-22. Pin Descriptions of Crystal Interface	38
Table 4-23. Pin Description of Miscellaneous Interface	38
Table 4-24. Pin Descriptions of LCD Interface	39
Table 4-25. Pin Descriptions of Power/Ground	39
Table 6-1. The Register List of Power Management and System Configuration	52
Table 7-1. The List of I/O Port Pin Function Configurations	67
Table 7-2. The List of Register Configurations	69
Table 7-3. Control Bits Definition of the Port x Control Register	
and Its Relevant READ/WRITE Operation of Port Data Register	73
Table 9-1. The Register List of Timer Module	91
Table 10-1. PC Card Controller Registers	109
Table 11-1. Summary of FIR Controller Registers	133
Table 12-1. Serial Channel Registers	158
Table 12-2. Interrupt Identification Register	160
Table 12-3. Baud Rates Using (9.216MHz/5) Clock	162
Table 12-4. Modem Control Register Bits	163
Table 12-5. Line Status Register Bits	
Table 12-6. Modem Status Register Bits	
Table 12-7. Reset Control of Register and Pinout Signals	
Table 13-1. The Register List of Parallel Port	
Table 13-2. Bit Map of the EPP Registers	172

Table 13-3. Status Port Register Description	173
Table 13-4. Control Port Register Description	173
Table 13-5. Bit Map of the ECP Mode Register	174
Table 13-6. ECP Register Definition	
Table 13-7. ECP Mode Description	175
Table 14-1. Pin Function of Serial CODEC Interface Module	183
Table 14-2. Registers of SCDI	183
Table 14-3. AC97 Timing	
Table 15-1. Pin Function of AFE Interface Module	231
Table 15-2. Registers of AFE Interface	231
Table 16-1. Pin Function of Keyboard Controller Interface Module	235
Table 16-2. Keyboard Controller Interface Read Cycle AC Timing	248
Table 16-3. Keyboard Controller Interface Write Cycle AC Timing	248
Table 17-1. PS/2 Interface Control Registers	249
Table 17-2. Data Receive Timing Parameters	
Table 17-3. Data Send Timing Parameters	258
Table 18-1. Example Calculation of R and Host Controller Action	275
Table 18-2. ITD Packet Offset Location	276
Table 18-3. Completion Codes	279
Table 18-4. Dword0 GTD Fields	282
Table 18-5. Dword0 ITD Fields	282
Table 18-6. Dword1 GTD Fields	282
Table 18-7. Dword1 ITD Fields	283
Table 18-8. Dword2 Fields	
Table 18-9. Dword3 GTD Fields	283
Table 18-10. Dword3 ITD Fields	283
Table 18-11. Offset0 Field Description	284
Table 18-12. List Processor Control Signals	
Table 18-13. Transaction Control Information	294
Table 18-14. PID Encoding	
Table 18-15. Bus Time-out Periods	305
Table 18-16. SIE EOF Timing Requirements	306
Table 18-17. SIE Completion Status	308
Table 18-18. IN Transaction Error Response.	309
Table 18-19. OUT Transaction Error Response	309
Table 18-20. Hub / Port Commands	
Table 18-21. Power Switching Configurations	311
Table 18-22. HC Operational Register Summary	
Table 18-23. HcRevision Register	
Table 18-24. HcControl Register	
Table 18-25. HcCommandStatus Register	
Table 18-26. HcInterruptStatus Register	
Table 18-27. HcInterrutpEnable Register	321

Rev. 3.0, 03/01, page ix of xiii

Table 18-28. HcInterruptDisable Register	322
Table 18-29. HcHCCA Register	323
Table 18-30. HcPeriodCurrentED Register	323
Table 18-31. HcControlHeadED	323
Table 18-32. HcControlCurrentED Register	324
Table 18-33. HcBulkHeadED Register	324
Table 18-34. HcBulkCurrentED Register	324
Table 18-35. HcDoneHead Register	325
Table 18-36. HcFmInterval Register	325
Table 18-37. HcFrameRemaining Register	326
Table 18-38. HcFmNumberb Register	326
Table 18-39. HcPeriodicStart Register	326
Table 18-40. HcLSThreshold Register	327
Table 18-41. HcRhDescriptorA Register	328
Table 18-42. HcRhDescriptorB Register	329
Table 18-43. HcRhStatus Register	330
Table 18-44. HcRhPortStatus Register	331
Table 19-1. A/D Converter Pins	334
Table 19-2. A/D Converter Registers	335
Table 19-3. Analog Input Channels and A/D Data Registers	336
Table 19-4. A/D Conversion Time (Single Mode)	344
Table 19-5. A/D Conversion Characteristics	345
Table 19-6. Analog Input Pin Characteristics	346
Table 20-1. DC Electrical Characteristics (Ta=0°C to 70°C)	
Table 20-2. CPU Interface AC Timing Spec.	349
Table 20-3. Crystal/Oscillator and PLL Settle AC Timing Spec	349
Table 20-4. GPIO AC Timing Spec.	349
Table 20-5. I/O Port Interrupt AC Timing Spec.	350
Table 20-6. PCMCIA AC Timing Spec.	350
Table 20-7. UART AC Timing Spec.	350
Table 20-8. Parallel Port AC Timing Spec.	351
Table 20-9. SCDI AC Timing Spec.	
Table 20-10. AFE Interface AC Timing Spec.	352
Table 20-11. KBC AC Timing Spec.	352
Table 20-12. USB Host AC Timing Spec.	352
Table 20-13. AFECK Clock Input AC Timing Spec. (PLL1 : bypass)	352
Table 20-14. AFECK Clock Input AC Timing Spec. (PLL1 : operating)	353
Table 20-15. UCK Clock Input AC Timing Spec. (PLL2 : bypass)	
Table 20-16. UCK Clock Input AC Timing Spec. (PLL2 : operating)	

Figures

Figure 5-1. CPU Interface Module Interconnection Diagram	44
Figure 5-2. Low-Speed Basic Internal Peripheral Bus Access Timing	45

Figure 5-3. Low-Speed Internal Peripheral Bus Access Timing With TWe Phase	46
Figure 5-4. High-Speed Basic Internal Peripheral Bus Access Timing	47
Figure 5-5. High-Speed Internal Peripheral Bus Access Timing With TWe Phase	48
Figure 6-1. AFECK Related Clock Diagram	59
Figure 6-2. UCK Related Clock Diagram	60
Figure 6-3. System Hardware Reset Related Pins	65
Figure 6-4. Power-On Reset Diagram, tPORST=10ms	65
Figure 6-5. SH4 Manual Reset Diagram, tM2PS=tM2PH=80ns, tMARST=10ms	
Figure 6-6. SH3 Manual Reset Diagram, tMARST=10ms	
Figure 7-1. Pin Configuration of All Ports	
Figure 8-1. Block Diagram of the Interrupt Controller	
Figure 9-1. Block Diagram of Timer	
Figure 9-2. Interrupt Request Timer1/0r Timing Diagram in Case Prescale *1,	
Timer1/0_clk=CKIO	105
Figure 9-3. Interrupt Request Timer1/0r Timing Diagram in Case Prescale*1/4,	
$Timer1/0_{clk} = CKIO/4$	105
Figure 9-4. Interrupt Request Timer1/0r Timing Diagram in Case Prescale*1/8,	
$Timer1/0_clk = CKIO/8$	
Figure 9-5. Interrupt Request Timer1/0r Timing Diagram in Case Prescale*1/16,	
$Timer1/0_clk = CKIO/16$	
Figure 9-6. A/D Trigger Signal ADTRIG# Timing Diagram in Case Prescale 1,	
Timer0_clk=CKIO	
Figure 9-7. A/D Trigger Signal ADTRIG# Timing Diagram in Case Prescale 1/4,	
Timer0_clk=CKIO/4	
Figure 9-8. A/D Trigger Signal ADTRIG# Timing Diagram in Case Prescale 1/8,	
Timer0_clk=CKIO/8	107
Figure 9-9. A/D Trigger Signal ADTRIG# Timing Diagram in Case Prescale 1/16,	
Timer0_clk=CKIO/16	107
Figure 9-10. PWM Signals	
Figure 11-1. Functional Block Diagram of FIR	
Figure 14-1. The Block Diagram of Serial CODEC Interface	
Figure 14-2. Data Transfer Scheme in DMA TX Mode	
Figure 14-3. CS4218 or CS4271 TX Controller	
Figure 14-4. CS4218 or CS4271 RX Controller	
Figure 14-5. AC97 TX Controller	
Figure 14-6. AC97 RX Controller	
Figure 14-7. TX Flow in PIO Mode for CS4218 or CS4271	
Figure 14-8. RX Flow in PIO Mode for CS4218 or CS4271	
Figure 14-9. AC97 DMA Program Flow Figure 14-10. Warm/Cold Reset Timing	
Figure 14-10. Warni/Cold Reset Timing	
Figure 15-1. AFE Interface Block Diagram	
Figure 15-2. Divider Configuration	239

Rev. 3.0, 03/01, page xi of xiii

Figure 15-3. HC1 Pin and Control Data Outputs	240
Figure 15-4. TDEI Output Timing	241
Figure 15-5. RDFI Output Timing	242
Figure 16-1. H8 Keyboard Controller Interface Block Diagram	244
Figure 16-2. Keyboard Controller Interface Read Timing	
Figure 16-3. Keyboard Controller Interface Write Timing	
Figure 17-1. PS/2 Keyboard/Mouse Interface Block Diagram	
Figure 17-2. Keyboard Serial Data Format	
Figure 17-3. Data Receive Timing	
Figure 17-4. Data Send Timing	
Figure 18-1. USB States	
Figure 18-2. List Priority within a USB Frame	
Figure 18-3. Example of Control/Bulk Service Ratio of 4:1	
Figure 18-4. List Service Flow	
Figure 18-5. Endpoint Descriptor Service Flow	
Figure 18-6. Endpoint Descriptor	
Figure 18-7. Transfer Description Service Flow	
Figure 18-8. Standard Token Packet Format	
Figure 18-9. SOF Token Packet Format	
Figure 18-10. Data Packet Format	
Figure 18-11. Handshake Packet Format	297
Figure 18-12. Preamble Packet Format	298
Figure 18-13. Serializer	299
Figure 18-14. CRC Logic	300
Figure 18-15. Non-Isochronous Bus Transaction	
Figure 18-16. Isochronous Bus Transaction	305
Figure 19-1. A/D Converter Block Diagram	334
Figure 19-2. Example of A/D Converter Operation (Single Mode, Channel 1 Selected)	340
Figure 19-3. Example of A/D Converter Operation	
(Scan Mode, Channels An0 to AN2 Selected)	342
Figure 19-4. A/D Conversion Timing	343
Figure 19-5. External Trigger Input Timing	344
Figure 19-6. Analog Input Pin RC Equivalent Circuit	346
Figure 20-1. CPU Write Cycle Timing Diagram	354
Figure 20-2. CPU Read Cycle Timing Diagram	354
Figure 20-3. Crystal/Oscillator and PLL Settle Timing Diagrams	355
Figure 20-4. I/O Port Interrupt Timing (Falling Edge Trigger)	355
Figure 20-5. I/O Port Interrupt Timing (Rising Edge Trigger)	356
Figure 20-6. IRQ0#/TMO0# Timing For Timer	356
Figure 20-7. IRQ0#/TMO1# Timing For Timer	356
Figure 20-8. DREQ0# / DREQ1# Timing	356
Figure 20-9. PCMCIA I/O Bus Cycle (NO Wait)	
Figure 20-10. PCMCIA Memory Bus Cycle (No Wait)	358

Figure 20-11. UART DTR, RTS Timing	358
Figure 20-12. UART Rx Timing	
Figure 20-13. Control Signal Delay Time of Parallel Port Timing	
Figure 20-14. EPP Address or Data Write Timing	
Figure 20-15. EPP Address or Data Read Timing	
Figure 20-16. ECP Parallel Port Forward Timing	
Figure 20-17. ECP Parallel Port Backward Timing	
Figure 20-18. SCDI DMA Request Timing	
Figure 20-19. Cold Reset Timing	
Figure 20-20. Warm Reset Timing	
Figure 20-21. SCDI Sync and Data Timing	
Figure 20-22. AFE Interface Access Timing	
Figure 20-23. Keyboard Controller Interface Read Timing	
Figure 20-24. Keyboard Controller Interface Write Timing	
Figure 20-25. USB Over-Current Detect to Power Down Timing	
Figure 20-26. AFECK Clock Input Timing	
Figure 20-27. UCK Clock Input Timing	
Figure 22-1. HD64465BP Package Dimensions	
Figure 22-2. HD64465BQ Package Dimensions	

Section 1 Features

1.1 CPU Interface

- Supports Hitachi SH-4/SH7709/SH3-DSP family of CPUs with bus speeds from 15 MHz up to 66 MHz.
- Supports STANDBY mode when CKIO is stopped.
- Memory mapped on area 4 of SH4/SH7709/SH3DSP for internal registers
- 3.3 V-CMOS interface
- 32 bit data interface

1.2 PCMCIA Controller

- PCMCIA PC card standard v2.1 compliant
- Supports dual PCMCIA memory or IO cards at SH4/SH7709/SH3-DSP area 5 and area 6
- 8- or 16-bit PCMCIA interface support
- Mixed voltage (3.3V or 5V) operation is fully supported for PCMCIA address, data and control signals.
- Supports TI TPS2206 serial interface
- Supports STANDBY mode

1.3 AFE Interface

- Supports SGS-THOMSON STLC7546 and STLC7550 interface
- Read buffer and write buffer are provided for performance enhancement
- Supports STANDBY mode

1.4 GPIO Function(Port Interrupt)

- GPIO pins can be programmed as input, output ports, or as interrupt inputs.
- Internal pull-up resistor ON/OFF control
- Interrupt events can be independently generated or masked on each I/O pin.
- Interrupt can be independently programmed to rising edge or falling edge trigger
- Power down control by software (input gated and output floating)
- Maximum 40 bits for I/O port functions

1.5 Interrupt Controller

- Provides an interrupt to SH-4/SH7709/SH3-DSP, which is generated by an internal module interrupt request
- Module interrupts can be masked on/off by setting the registers.

1.6 Power Management

- Supports STANDBY mode to stop clock for each module
- All clock inputs can be stopped
- All built-in PLLs can be set to STANDBY mode
- The CPU input signals can be gated

1.7 Timer

- 2-channel 16-bit auto-reloaded timer with pre-scale (1, 1/4, 1/8, 1/16) for dividing CKIO
- Supports generating DMA or Interrupt request whenever timer's count reaches zero
- Supports generating ADC external trigger whenever timer's count reaches zero
- Provides two-channel Pulse Width Modulation (PWM) for VR control of LCD.
- Supports STANDBY mode

1.8 Keyboard Controller Interface

- Supports ISA-bus-like interface to pair with the external keyboard controller
- Supports 2 channels of PS/2 interface to connect PS/2 device like keyboard and mouse.
- Supports STANDBY mode

1.9 UART

- Standard 16550 compatible full spec UART
- Supports one channel of serial port
- Supports STANDBY mode

1.10 Printer interface

- Supports three access modes, SPP, EPP and ECP(ECP mode only supports PIO mode)
- 5V interface to printer
- Supports STANDBY mode

1.11 Audio CODEC Interface

- Directly interfaced to CS4271/CS4218/AC97 Codec for controlling voice data to the speaker, or from the mic.
- Dual TX/RX FIFO (8 × 32 -bit) are supported for CS4271/CS4218 interface
- 12-channel TX FIFO (4 × 20-bit) and 9-channel RX FIFO (4 × 20 -bit) are supported for AC97 Codec interface
- Voice captures and playbacks can be supported by PIO or DMA mode access.
- The Codec Interface is able to provide SM3 Slave Mode for communication with CS4218 and CS4271, and SM3 Master Mode for CS4218.
- Supports AC97 version 1.03 and version 2.0 serial-link interface
- Supports STANDBY mode

1.12 IrDA

- Supports HP SIR or ASKIR infrared interface
- Supports FIR and MIR
- Provides DMA channel mode for FIR
- Supports STANDBY mode

1.13 Clock Generator and PLL

- Provides a × 4 PLL from 12 MHz to 48 MHz for USB, IrDA, and Parallel Port
- Provides a × 3 PLL from 12.288 MHz to 36.864 MHz for AFE, CS4218/CS4271/AC97 codec interface
- 12.288 MHz clock input for AFE interface, CODEC interface, USB, IrDA and Parallel Port
- Each clock generator and PLL supports STANDBY mode

Rev. 3.0, 03/01, page 3 of 390

1.14 USB Host Controller

- Supports direct interfaces of 2 USB ports
- Supports device bandwidth of 12Mbps or 1.5Mbps
- Supports power management mode to protect USB Bus power; and over-current detector to protect USB Bus from abnormal over-current load
- Fully compatible with the USB specification version 1.0 and register compatible with Open Host Controller Interface (OHCI) specification version v1.0 issued by Microsoft, Compaq and NS
- 4 K-byte SRAM provided for USB Open Host Controller driver to store frame lists, transaction descriptors for USB host controller's schedule control and this local memory is also used as data buffer for host controller to send/receive data to/from USB devices

1.15 10-bit ADC

- 10-bit resolution
- Provides four input channels
- High-speed conversion, conversion time is maximum 10 µs per channel
- Two conversion modes

Single mode: one channel A/D conversions are supported.

Scan mode: continuous conversions are operated in cycles from one to four channels.

- A/D conversion can be triggered by timer or software
- Supports STANDBY mode

1.16 Package

- 387-pin BGA (35 mm × 35 mm: HD64465BP)
- 387-pin BGA (27 mm × 27 mm: HD64465BQ)

Rev. 3.0, 03/01, page 4 of 390


Section 2 General Description

The HD64465 is directly connected to SH-4/SH7709/SH3-DSP, and consists of PCMCIA controller, analog front end (AFE) interface, I/O port controller, timer, UART, parallel port interface controller, keyboard interface, CS4218/CS4271/AC97 Codec interface, IrDA controller, USB Host controller, AC97 Codec, 10-bit ADC and power management unit. This chip pairs with SH-4/SH7709/SH3-DSP processors, and features all the key peripheral functions required by the sub-notebooks designed for Windows[®] CE v2.0 and above, providing a total solution for Windows[®] CE Mini NoteBook (SubsubNoteBook) PC system.


Rev. 3.0, 03/01, page 6 of 390

Section 3 System Block Diagram

3.1 Application Circuit




Rev. 3.0, 03/01, page 7 of 390



Area 0: H'00000000	Ordinary memory / Burst ROM	
Area 1: H'04000000	Internal I/O	
Area 2: H'08000000	Ordinary memory / SDRAM, DRAM	
Area 3: H'0C000000	Ordinary memory / SDRAM, DRAM, PSRAM	
Area 4: H'10000000	Intelligent Peripheral Controller	Internal Registers of Intelligent Peripheral Controller
Area 5: H'14000000	Ordinary memory / Burst ROM / PCMCIA	The PCMCIA interface is shared by the memory card and I/O card.
Area 6: H'18000000	Ordinary memory / Burst ROM / PCMCIA	The PCMCIA interface is shared by the memory card and I/O card.

Rev. 3.0, 03/01, page 9 of 390

3.4 HD64465 Memory Address



3.5 Pin Configuration

3.5.1 HD64465BP Top View

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	1
O AVSS1	O UCKE	О		O VCC5	О тѕмх	O VCC5	O ACK#	O VCC5	O INIT#	O VCC5	O MOD	O PC1	O PC2	O RI0#	O RXD0	O AV	O AV CC3	O PD5	O PE1	O PE5		O	O NC	O NC	O NC	А
O PB1	O PB0	O AVC	C6 O USB D1P	O TSPX	O AVCC5	O PPD7	O SLIN#	O SLCT	O ERR#	O PPD1	O TXD	O PC0	O PC3		O PC4	SS3 O PC7	O PD2	O PD6	O PE2	O PE6	O KBDAT	A RESE	O NC	O NC	O NC	В
O PB4	О РВЗ	O PB2	0	O TSPY	O TSMY	O AVCC4	O PPD4	O PE	O AFD#	O PPD2	O RX#	O USB OVR#	O DT R0#	O DS R0#	O PC5	O PD0	O PD3	O PD7	O PE3	O PE7	О квск	O RESE TMI#	[≠] O NC	O NC	O NC	С
O ACPD#	O PB7	O PB6	0	O AVSS6	O AVSS	O 4 PPD6	O PPD5	O BUSY	O STB#	O PPD3	O PPD0	0	0	0	O PC6	O PD1	O PD4	O PE0	O PE4	O MSDAT	O A PWN	O 11 PWN		O NC	O NC	D
O SIBD OUT	O SIBC 8	O SIBDIN	O	к						• vcc	O USBD 2M	O USBP EN#	O TXD0	• vcc								O NC	O NC	O VCC1 SEL1	O VCC1 SEL0	E
0	O TST0	O AC RST#	O	٩C							2111	L14#										O VCC1 VPP1	O VCC1 VPP0	0	0	F
O TDI	0	O TRST#	0																			O PCC1	O PCC1	O PCC1	O PCC1	G
O AVSS2 A				ŧ																		0	O PCC1 WP# O	O PCC1	O	н
O AVCC2			O RING																		v	VEA# F R	PCC1 P	CC1ICI	O PCC1IC IORDA#	J
	O AFEP DN#	ST#																				O PCC1C E1A#		CE2A#	REG#	к
	O NOUT N		HOOP	< _																		A25	O PCC1 A24	A23	A22	L
O PA4	O PA3	O PA2	O PA1								VSS	VSS		VSS							vcc	A21	O PCC1 A20	A19	A18	м
O XIOR#			O PA6	O PA5							vss	vss	vss	vss							O PCC1 A17	O PCC1 A16 O	O PCC1 D8	O PCC1 D0	О VCCB	N
O KBCS# H					E						vss	VSS	vss	vss							O PCC1 D2 O	D11	PCC1 D10	PCC1 D1	PCC1 D9	P
O RESE TPI#	O A12	O A11		O SH_MC	DDE						O VSS	O VSS	O VSS	O VSS							PCC1 D13	O PCC1 D5 O		O PCC1 D12		R
O A9	O A8	0 A7	O A6	VCC																	VCC	PCC1 D15	O PCC1 D6	O PCC1 D14		Т
O A5	O A4	O A3	O A2																			O PCC1 A2	O PCC1 A1	O PCC1 A0		U
O A1	O A0	O D31	O D30																			O PCC1 A6	O PCC1 A5	O PCC1 A4		V
O D29	O D28	O D27	O D26																			O PCC1 A9 O	O PCC1 A8	O PCC1 A7	О VCCB	W
O D25	O D24	O D15	O D14																			PCC1 A13	PCC1 A12	PCC1 A11	PCC1 A10	Y
O D13	O D12	O D11	O D10									~	~	-								O PCC0 D15	O PCC0 D7			AA
O D9	O D8	O D23	O D22		-							VPP0	WP#				-					O PCC0 D13	O PCC0 D5	O PCC0 D14	O PCC0 D6	AB
O D21	O D20	O D19	D1	O DRAK		O A17	O A21					CD2#	WAIT#	D9	D3	A23	A19	A15	RESET	Г. <u>.</u>	A12	O PCC0 A0	D12	D4	-	AC
D18	O D17	O D4		O DREQ1		O A18			O WE1#						D10	A24	A20	A16	A13		REG#		A3	A2	A1	AD
O D16	O D6		-	O DRAK0			A23 F				SEL0	VS2#	BVD1	D8		A25	A21	A17	A14	OWRB#	# CE2B	O PCC0 # A10	A8	A5	A4	AE
O D7	O D5	O D2	O RDY#	O DRE Q0#	0 A16	O A20	O A24	O RD#	O WE3#	O CE1B#	O VCC0 VPP1	O PCC0 VS1#	O PCC0B VD2	PCC0 D0	O VCCA	O PCC0 D11	0	O PCC0	O	0			O VCCA	O PCC0 A7	O PCC0 A6	AF

3.5.2 HD64465BP Bottom View

	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
А	O NC	O NC	O NC	O RESE	О мзск	O PE5	O PE1	O PD5	O AVCC	O AVSS	O RXD0	O R10#	O PC2	O PC1	O MOD	O VCC5	O INIT#	O VCC5	O ACK#	O VCC5	О тѕмх	O VCC5	O AVC	О	O UCKE	O AVSS1
В	O NC	O NC	O NC	TMO# O RESE	O KBD	O PE6	O PE2	O PD6	O PD2	O PC7	O PC4	O DCD0	O PC3	O PC0	O TXD	O PPD1	O ERR#	O SLCT	O SLIN#	O PPD7	O	O TSPX	C6 O USB	O AVC	O PB0/	O PB1/
с	O NC	O NC	O NC	TPO# O RESE	ATA O KBCK	O PE7	O PE3	O PD7	O PD3	O PD0	O PC5	Ö DSR0	O DTR0	O USB	O RX#	O PPD2	O AFD#	O PE	O PPD4	O	Ö TSMY	O TSPY	D1P O USB	0	O PB3	TMO1# O PB4/KB
D	O NC	O NC	O NC	TM1# O PWM0	O PWM1	O MSD	O PE4	O PE0	O PD4	O PD1	O PC6	O CTS0	0	OVR# O USBD	O PPD0	O PPD3	O STB#	O BUSY	O PPD5	O PPD6	O AVS	AVS F	D1M O PB5/KB0	O PB6	O PB7	AKEUP# O ACPD#/
E	O VCC1	O VCC1	O NC	O NC		ATA						•	0	O USBP	0	•					S4	_	RESUM O ICCLK	0	O	ACIRQ/ O SIBDO
F	O PCC1	O PCC1	O VCC1 VPP0	O VCC1										DN#	2M								O BSYNC	\circ		UT O TMS
G	CD1# O PCC1 P BVD1/ 2	0	0	0	1																		0	O TRST	0	O TDI
н	O VCCB	O PCC1	O PCC1	O PCC1	Ŧ																		O BS# AI	O	O AFECK	O AVSS2
J	O PCC1IC I IORDA#	WAIT# O PCC1IC	0	0	4																		O RING	O FS	O SCLK	O AVCC2
к	O PCC1	0	0	O PCC10 E1A#																			O DIN	O AFER ST#	O AFEP DN#	O HC1
L	0	O PCC1 A23	O PCC1 A24	0																			0	0	O DOUT	O PA0
М	0	O PCC1 A19	0	0	• vcc							O VSS	O VSS	Ovss	O VSS							vcc	O PA1	O PA2	O PA3	O PA4
N	0	O PCC1 D0	O PCC1	0	O PCC1 A17							$\mathbf{O}_{\mathrm{VSS}}$	O _{VSS}	VSS	O _{VSS}							O PA5	O PA6	O PA7	O XIOW#	O XIOR#
Р	O PCC1 D9	O PCC1 D1	O PCC1	O PCC1 D11	O PCC1 D2							O VSS	O VSS	O VSS	O VSS							O P80LE	О СКІО К	O BIRQ1	O KBIRQ	O KBCS#
R	0	0	0	O PCC1 D5	0							O VSS	O VSS	O VSS	O VSS							O SH_M ODF	O A10	O A11	O A12	O RESET#
Т	0	O PCC1 D14	0	0	VCC																	VCC	O A6	O A7	O A8	O A9
U	O PCC1 D7	0	O PCC1 A1	0																			O A2	O A3	O A4	O A5
V	0	O PCC1 A4	0	0																			O D30	O D31	O A0	O A1
W	Ó	O PCC1 A7	Ó	Ó																			O D26	O D27	O D28	O D29
Y	O PCC1 A10	Ö PCC1 A11	0	Ó																			O D14	O D15	O D24	O D25
AA	0	O PCC1 A15	0	0																			O D10	0 D11	0 D12	O D13
AB		O PCC0 D14	\sim	\cap								vcc	O PCC0 WP#/	O VCC0 VPP0	vcc								O D22	O D23	O D8	O D9
AC	O VCCA	0	0	0	O PCC0 A12	O RDB#	O PCC0 RESET	O PCC0 A15	O PCC0 A19	O PCC0 A23	O PCC0 D3	O PCC0 D9	O PCC0 WAIT#	0	O IOIS16	O 5# CE2/	A# WE)# A25	O A21	0 A17	O A13	O DRAK	0 1 D1	O D19	O D20	O D21
AD	O PCC0 A1	0	0	O PCC0	0	0	O PCC0	0	0	0	0	0	O PCC0	0	O VCC0	O CE1A#/	0	0 #/ CS4	0	O A18	O A14	O DREQ1#	₽ D0	O D4	0 D17	O D18
AE	O PCC0 P	O CC0 P	O P	0	O CC0 P	O	0	0	O PCC0 A21	O PCC0 A25	0	O	O	O	O	O CE2B#	0	/I RDW	0 / A23	O A19	0 A15	O DRAK0	O IRQ0#	O D3	O D6	O D16
AF	PCC0 F	0	0	0	0	0	0	0	0	0	0	O PCC0 D0	O PCC0 BVD2/	VS2# O PCC0 VS1#	O VCC0 VPP1/	O CE1B#/ CS6#	0	0	O A24	O A20	O A16	O DRE Q0#	O RDY#/ WAIT#	O D2	O D5	O D7

3.5.3 HD64465BQ Top View

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
А	ОРВО	O UCKE	O	O TSMY	O PPD4	O BUSY	O STB#	O PPD1	O USB	O USB	O PC2	O DSR0#	O # PC5	O PC7	O PD5	O PE2	O PE6	O KBD ATA	O NC	O NC
в	O PB4	O ACPD#	O # UCK	O TSPY	O VCC5	O ACK#	O SLCT	O ERR#	D2M O PPD0	PEN# O PC0	O RTS0#	O CTS0#	O PC6	O AVCC3	O PE0	O PE4	O RESE TMO#	O NC	O NC	O NC
С	O ACR ST#	O SIB DIN	O PB3	O USB D1P	О тѕмх	O PPD6	O PE	O PPD2	O TXD	O USB OVR#	O PC3	O RXD0	O PD1	O PD6	O PE7	О квск	O NC	O NC	O VCC SEL0	O PCC CD1#
D	O TDO	0	O	0	O USB D1M	O TSPX	O PPD7	O VCC5	O VCC5	0	O PD0	O PD2	O PD4	O PE5	O PWM1	O NC	O NC	O VCC1 VPP1	O PCC1 VS2#	O PCC1
E	O AFE CKE	O TDI	O trst#	O PB6	0	O AVSS6	O AVCC4	O SLIN#	O INT#	O MODSEI /RX2#	O TXD0	O PD7	O PE1	O RESE TPO#	O NC	O NC	O NC	0	O VCCB	0
F	OFS	O RING	O BS#	O PB7	O PB5	O PB2	O VCC5	O PPD5	O PPD3	O PC1	O PC4	O PD3	O MSD ATA	O PWM0	O NC	O NC		O PCC1	O PCC1 IRIORDA	O RDA#
G	O HC1	O AFE RST#	O AVCC2	O TMS	O SIB CLK	O SIBD OUT	O VCC3	O AVSS4	O AFD#	O RX#	O RI0#	O PE3	0	O VCC3	O PCC1 CD2#	O VCC1 VPP0	0	0	PCC1 CE2A#	O PCC1
н	O PA0	Ó	O OFFH OOK	O AFE CK	O SIB SYNC	О		O AVCC1	O AVCC5	O DTR0#	O AVSS3	O DCD0#	O RESE TMI#		0	O PCC1	Õ		O PCC1 A22	0
J	O PA3	O PA2	O PA1	O AFEP DN#	0	O AVSS2	O VCC3		O VSS	O VSS	O VSS	O vss		O VCC3	O PCC1	0	O PCC1	0	O PCC1 A19	0
к	O PA5	O PA6	O PA7	O PA4	O MCL KO	O XIOR#	O DIN		O VSS	O VSS	O VSS	O vss		O PCC1 A17	0	O PCC1 A16	0	0	O VCCB	0
L	O KBI RQ0	O KBCS#	O XIOW#	O KBIRQ1	Ó	O RESE TPI#	O SH_ MODE		O vss	O VSS	O VSS	O VSS		0	O PCC1 D12	0	Õ	Õ	O PCC1 D2	Õ
м	O P80LE	О СКІО	O A11	O A5	O A10	0 A9	O VCC3		O VSS	O VSS	O VSS	O VSS		0	O PCC1 A5	0	O PCC1 A3	O PCC1 D5	O PCC1 D4	0
N	O A8	O A7	0 A4	O D31	O A2	O A1			O DREQ0	O #WE1#	O VCC0 VPP0	O PCC0 A19	O PCC0 REG#		0	O PCC1 A9	0	O PCC1 D7	0	О vccb
Р	O A6	O A3	O D30	0 D25	O D12	0 D14	O VCC3	O D1	0 A24	O CE2B#	0	O PCC0	Ó	O VCC3	0	Ó	0	O PCC1 A6	O PCC1 A0	O PCC1 D15
R	O A0	O D29	O D26	0 D11	O D22	O D7	O DREQ1	0 # A18	O RDWR	O ¥VCC0 SEL0	0	0	0	O PCC0 A13	O PCC0 A9	O PCC0 A3	0	Ó	О VCCB	0
т	O D28	0 D27	0 D13	0 D16	O D18	O D2	O DRAK1	0 A16	O CS4#	0	0	0	0	O RDB#	0	Ó	Ö	O PCC0 D15	O PCC1 A8	0
U	O D24	0 D15	O D8	0 D17	O D4	O D0	O A14	0 A22	O CE2A#	O PCC0	Ó	O PCC0	O PCC0 A18	O PCC0 A15	0	Ó	O PCC0 A5	0	O PCC1 A12	0
V	O D10	O D9	O D20	O D3	O RDY#/ WAIT#	O A17	O A21	O A25	O CE1A#	Ó	0	0	0	O PCC0	O PCC0 RIOWRE	O PCC0	Ö VCCA	0	O PCC0 D6	0
w	O D23	O D21	O D5	O DRAKO	0	O A20	O RD#	O WE2#	O CE1B#	0	0	O PCC0 D8	0	0	O PCC0	O PCC0	O PCC0 CE2B#	O PCC0	O PCC0 A0	0
Y	0 D19	O D6	O IRQ0#	0 A13	0 A19	O A23	O WE0#	O WE3#	O IOIS16	0	0	Ó	Ó	0	0	O VCCA	O PCC0 CE1B#	O PCC0	O PCC0 A6	0

3.5.4 HD64465BQ Bottom View

	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
	O	O NC	О	O PE6	O PE2	O PD5	O PC7	O PC5	O DSR0#	O PC2	O	O	O PPD1	O STB#	O	O PPD4	O TSMY	O AVCC6	O	OPBO	A
	O NC	O NC	ATA O NC	O RESE	0	0	0	0	0	0	PEN#	D2M O	0	O SLCT	0	0	0	0	0	0	в
	O PCC	O VCC SEL0	O NC	TMO# O NC	О квск	O PE7	O PD6	O PD1	O RXD0	O PC3	O USB OVR#	O TXD	O PPD2	O PE	O PPD6	О ТЅМХ	O USB D1P	О РВЗ	O SIB DIN	O ACR ST#	с
	O PCC1	O PCC1 VS2#	O VCC1 VPP1	O NC	O NC	O PWM1	O PE5	O PD4	O PD2	O PD0	0	0	O VCS5	O PPD7	O TSPX	O USB D1M	0	O	0	0	D
	0	O VCCB	0		O NC	O NC	O RESE TPO#	O PE1	O PD7	O TXD0	0	O L INIT#	O SLIN#	O AVCC4	O AVSS6	0	O PB6	O TRST	O TDI	O AFE CKE	E
		IRIORDA	#WAIT#		O NC	O NC		ATA	O PD3	O PC4				O VCC5	O PB2	O PB5	O PB7	O BS#	O RING	O FS	F
	REG#	CE2A#			VPP0	CD2#	O VCC3			O RI0#				O VCC3	OUT	CLK		AVCC2	RST#		G
	O PCC1 A21 O	O PCC1 A22	O PCC1 A23	O PCC1 ICIOWRA	O PCC1 #WP#	O PCC1 RDY O	0	O RESE TMI#	O DCD0#	AVSS3	O DTR0#	AVCC5	O AVCC1	0	О тск О	O SIB SYNC	O AFECK	OFFH OOK O	O DOUT	O PA0 O	Л
		PCC1		PCC1		PCC1			vss O	vss O	vss O	vss O				2 SLCK				PA3	ĸ
	PCC1 D8	VCCB	PCC1 D9 O	PCC1 D0 O	PCC1 A16 O	PCC1 D1 O	PCC1 A17 O		vss O	vss O	vss O	vss O						PA7	PA6	PA5	L
	D11 O	D2 O	D10 O	PCC1 D13 O	D14 O	D12 O	A1 O		vss O	vss	vss	VSS		SH MODE O	RESE TPI# O	0	RQ1 O	XIOW#	0	RQ0 O	м
	D3 ()	PCC1 D4 O	D5 O	A3 O PCC1	A2	A5	VCC3	0	VSS O	VSS	VSS O WE1#	VSS		VCC3	A9 0	A10	A5 0	A11 0	0	O	N
	0	D6 O	D7 O	A10 PCC1	A9 O	A13 O	0	REG#	A19 O	VPP0 O	0	0	O D1	O VCC3	A1 O D14	A2 0 D12	D31 O D25	A4 0 D30	A7 0 A3	A8 O A6	Р
	D15	А0 О	A6 O PCC0	A15 O PCC0	D13 O PCC0	O PCC0	0	RESET O	A21 O	D1 O PCC0	O	0	0	O	0	O D22	O D11	O D26	O D29	O A0	R
				D4 O PCC0			A13 O RDB#			O PCC0		O CS4#	0 A16	O DRAK1	O D2	O D18	O D16	O D13	O D27	O D28	т
	A7 O PCC1 A11	A8 O PCC1	D15 O PCC0 D14	A1 O PCC0 A5	A8 O PCC0 A7	A10 O WEB#	O PCC0 A15	D11 O PCC0 A18		Ó		O CE2A#	0 A22	0 A14	O D0	O D4	O D17	O D8	O D15	O D24	U
	0	0	0	O VCCA	O PCC0	O PCC0 RIOWRE	O PCC0	0	0	O PCC0	Ó	O CE1A#	0 A25	0 A21	O A17	O RDY#/ WAIT#	O D3	O D20	O D9	O D10	V
	0	O PCC0 A0	O PCC0 A4	O PCC0 CE2B#	O PCC0	O PCC0	0	0	O PCC0 D8	0	O PCC0	O CE1B#	O WE2#	O RD#	O A20	0	O DRAK0	O D5	O D21	O D23	W
	O PCC0 A2	O PCC0 A6	O PCC0 A11	O PCC0 CE1B#	O VCCA	O PCC0 A20	O PCC0 A25	O PCC0 D10	O PCC0 D0	O PCC0 RDY	O VCC0I VPP1	O IOIS16#	O #WE3#	O WE0#	O A23	O A19	O A13	O IRQ0#	O D6	O D19	Y
l	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	I

Section 4 Pin Description

Pin	Signal	Pin	Signal	Pin	Signal	Pin	Signal
A1	AVSS1	B1	PB1/TMO1#	C1	PB4/KBWAKEUP#	D1	ACPD#/ACIRQ/ PWE#
A2	UCKE	B2	PB0/TMO0#	C2	PB3	D2	PB7
A3	UCK	B3	AVCC1	C3	PB2	D3	PB6
A4	AVCC6	B4	USBD1P	C4	USBD1M	D4	PB5/KBRESUME
A5	VCC5	B5	TSPX	C5	TSPY	D5	AVSS6
A6	TSMX	B6	AVCC5	C6	TSMY	D6	AVSS4
A7	VCC5	B7	PPD7	C7	AVCC4	D7	PPD6
A8	ACK#	B8	SLIN#	C8	PPD4	D8	PPD5
A9	VCC5	B9	SLCT	C9	PE	D9	BUSY
A10	INIT#	B10	ERR#	C10	AFD#	D10	STB#
A11	VCC5	B11	PPD1	C11	PPD2	D11	PPD3
A12	MODSEL/RX2#	B12	TXD	C12	RX#	D12	PPD0
A13	PC1	B13	PC0	C13	USBOVR#	D13	USBD2P
A14	PC2	B14	PC3	C14	DTR0#	D14	RTS0#
A15	RI0#	B15	DCD0#	C15	DSR0#	D15	CTS0#
A16	RXD0	B16	PC4	C16	PC5	D16	PC6
A17	AVSS3	B17	PC7	C17	PD0	D17	PD1
A18	AVCC3	B18	PD2	C18	PD3	D18	PD4
A19	PD5	B19	PD6	C19	PD7	D19	PE0
A20	PE1	B20	PE2	C20	PE3	D20	PE4
A21	PE5	B21	PE6	C21	PE7	D21	NC
A22	MSCK	B22	KBDATA	C22	KBCK	D22	PWM1
A23	RESETMO#	B23	RESETPO#	C23	RESETMI#	D23	PWM0
A24	NC	B24	NC	C24	NC	D24	NC
A25	NC	B25	NC	C25	NC	D25	NC
A26	NC	B26	NC	C26	NC	D26	NC

Table 4.1 HD64465BP Signal Names (by pin numbers in alphabetical order)

Pin	Signal	Pin	Signal	Pin	Signal	Pin	Signal
E1	SIBDOUT	G1	TDI	J1	AVCC2	L1	PA0
E2	SIBCLK	G2	TDO	J2	SCLK	L2	DOUT
E3	SIBDIN	G3	TRST	J3	FS	L3	MCLKO
E4	ACCLK	G4	ТСК	J4	RING	L4	OFFHOOK/RLY
E11	VCC	G23	PCC1VS2#	J23	WEA#	L23	PCC1A25
E12	USBD2M	G24	PCC1VS1#	J24	PCC1RESET	L24	PCC1A24
E13	USBPEN#	G25	PCC1BVD2/SPKR1	J25	PCC1ICIOWRA#	L25	PCC1A23
E14	TXD0	G26	PCC1BVD1/STSCHG1#	J26	PCC1ICIORDA#	L26	PCC1A22
E15	VCC						
E23	NC	H1	AVSS2	K1	HC1	M1	PA4
E24	NC	H2	AFECK	K2	AFEPDN#	M2	PA3
E25	VCC1SEL1	H3	AFECKE	K3	AFERST#	M3	PA2
E26	VCC1SEL0	H4	BS#	K4	DIN	M4	PA1
		H23	PCC1RDY/IREQ1#	K23	PCC1CE1A#	M5	VCC
F1	TMS	H24	PCC1WP#/IOIS16#	K24	RDA#	M12	VSS
F2	TST	H25	PCC1WAIT#	K25	PCC1CE2A#	M13	VSS
F3	ACRST#	H26	VCCB	K26	PCC1REG#	M14	VSS
F4	SIBSYNC					M15	VSS
F23	VCC1VPP1					M22	VCC
F24	VCC1VPP0					M23	PCC1A21
F25	PCC1CD2#					M24	PCC1A20
F26	PCC1CD1#					M25	PCC1A19
						M26	PCC1A18

 Table 4.1
 HD64465BP Signal Names (by pin numbers in alphabetical order) [cont'd]

Pin	Signal	Pin	Signal	Pin	Signal	Pin	Signal
N1	XIOR#	R1	RESETPI#	U1	A5	W1	D29
N2	XIOW#	R2	A12	U2	A4	W2	D28
N3	PA7	R3	A11	U3	A3	W3	D27
N4	PA6	R4	A10	U4	A2	W4	D26
N5	PA5	R5	SH_MODE	U23	PCC1A2	W23	PCC1A9
N12	VSS	R12	VSS	U24	PCC1A1	W24	PCC1A8
N13	VSS	R13	VSS	U25	PCC1A0	W25	PCC1A7
N14	VSS	R14	VSS	U26	PCC1D7	W26	VCCB
N15	VSS	R15	VSS				
N22	PCC1A17	R22	PCC1D13	V1	A1	Y1	D25
N23	PCC1A16	R23	PCC1D5	V2	A0	Y2	D24
N24	PCC1D8	R24	PCC1D4	V3	D31	Y3	D15
N25	PCC1D0	R25	PCC1D12	V4	D30	Y4	D14
N26	VCCB	R26	PCC1D3	V23	PCC1A6	Y23	PCC1A13
				V24	PCC1A5	Y24	PCC1A12
P1	KBCS#	T1	A9	V25	PCC1A4	Y25	PCC1A11
P2	KBIRQ0	T2	A8	V26	PCC1A3	Y26	PCC1A10
P3	KBIRQ1	Т3	A7				
P4	CKIO	T4	A6				
P5	P80LE	T5	VCC				
P12	VSS	T22	VCC				
P13	VSS	T23	PCC1D15				
P14	VSS	T24	PCC1D6				
P15	VSS	T25	PCC1D14				
P22	PCC1D2	T26	VCCB				
P23	PCC1D11						
P24	PCC1D10						
P25	PCC1D1						
P26	PCC1D9						

 Table 4.1
 HD64465BP Signal Names (by pin numbers in alphabetical order) [cont'd]

Pin	Signal	Pin	Signal	Pin	Signal	Pin	Signal
AA1	D13	AC1	D21	AD1	D18	AE1	D16
AA2	D12	AC2	D20	AD2	D17	AE2	D6
AA3	D11	AC3	D19	AD3	D4	AE3	D3
AA4	D10	AC4	D1	AD4	D0	AE4	IRQ0#
AA23	PCC0D15	AC5	DRAK1	AD5	DREQ1#	AE5	DRAK0
AA24	PCC0D7	AC6	A13	AD6	A14	AE6	A15
AA25	PCC1A15	AC7	A17	AD7	A18	AE7	A19
AA26	PCC1A14	AC8	A21	AD8	A22	AE8	A23
		AC9	A25	AD9	CS4#	AE9	RDWR#
AB1	D9	AC10	WE0#	AD10	WE1#/WE#	AE10	WE2#/ICIORD#
AB2	D8	AC11	CE2A#	AD11	CE1A#/CS5#	AE11	CE2B#
AB3	D23	AC12	IOIS16#	AD12	VCC0SEL1/ CLOCK	AE12	VCC0SEL0/ DATA
AB4	D22	AC13	PCC0CD2#	AD13	PCC0CD1#	AE13	PCC0VS2#
AB12	VCC	AC14	PCC0WAIT#	AD14	PCC0RDY/ IREQ0#	AE14	PCC0BVD1/ STSCHG0#
AB13	VCC0VPP0	AC15	PCC0D9	AD15	PCC0D1	AE15	PCC0D8
AB14	PCC0WP#/IOIS16B	AC16	PCC0D3	AD16	PCC0D10	AE16	PCC0D2
AB15	VCC	AC17	PCC0D23	AD17	PCC0A24	AE17	PCC0A25
AB23	PCC0D13	AC18	PCC0A19	AD18	PCC0A20	AE18	PCC0A21
AB24	PCC0D5	AC19	PCC0A15	AD19	PCC0A16	AE19	PCC0A17
AB25	PCC0D14	AC20	PCCORESET	AD20	PCC0A13	AE20	PCC0A14
AB26	PCC0D6	AC21	RDB#	AD21	WEB#	AE21	PCC0ICIOWRB#
		AC22	PCC0A12	AD22	PCC0REG#	AE22	PCC0CE2B#
		AC23	PCC0A0	AD23	PCC0A9	AE23	PCC0A10
		AC24	PCC0D12	AD24	PCC0A3	AE24	PCC0A8
		AC25	PCC0D4	AD25	PCC0A2	AE25	PCC0A5
-		AC26	VCCA	AD26	PCC0A1	AE26	PCC0A4

 Table 4.1
 HD64465BP Signal Names (by pin numbers in alphabetical order) [cont'd]

Pin	Signal	Pin	Signal	Pin	Signal
AF1	D7	AF11	CE1B#/CS6#	AF21	PCC0ICIORDB#
AF2	D5	AF12	VCC0VPP1/LATCH	AF22	PCC0CE1B#
AF3	D2	AF13	PCC0VS1#	AF23	PCC0A11
AF4	RDY#/WAIT#	AF14	PCC0BVD2/SPKR0	AF24	VCCA
AF5	DREQ0#	AF15	PCC0D0	AF25	PCC0A7
AF6	A16	AF16	VCCA	AF26	PCC0A6
AF7	A20	AF17	PCC0D11		
AF8	A24	AF18	PCC0A22		
AF9	RD#	AF19	PCC0A18		
AF10	WE3#/ICIOWR#	AF20	VCCA		

 Table 4.1
 HD64465BP Signal Names (by pin numbers in alphabetical order) [cont'd]

Rev. 3.0, 03/01, page 19 of 390

			· · · -		-		
Pin	Signal	Pin	Signal	Pin	Signal	Pin	Signal
A1	PB0/TMO0	B1	PB4/KBWAEUP#	[±] C1	ACRST#	D1	TDO
A2	UCKE	B2	ACPD#/ACIRQ	C2	SIBDIN	D2	TST
A3	AVCC6	B3	UCK	C3	PB3	D3	ACCLK
A4	TSMY	B4	TSPY	C4	USBD1P	D4	PB1/TMO1#
A5	PPD4	B5	VCC5	C5	TSMX	D5	USBD1M
A6	BUSY	B6	ACK#	C6	PPD6	D6	TSPX
A7	STB#	B7	SLCT	C7	PE	D7	PPD7
A8	PDD1	B8	ERR#	C8	PPD2	D8	VCC5
A9	USBD2M	B9	PPD0	C9	TXD	D9	VCC5
A10	USBPEN#	B10	PC0	C10	USBOVR#	D10	USBD2P
A11	PC2	B11	RTS0#	C11	PC3	D11	PD0
A12	DSR0#	B12	CTS0#	C12	RXD0	D12	PD2
A13	PC5	B13	PC6	C13	PD1	D13	PD4
A14	PC7	B14	AVCC3	C14	PD6	D14	PE5
A15	PD5	B15	PE0	C15	PE7	D15	PWM1
A16	PE2	B16	PE4	C16	KBCK	D16	NC
A17	PE6	B17	RESETMO#	C17	NC	D17	NC
A18	KBDATA	B18	NC	C18	NC	D18	VCC1VPP1
A19	NC	B19	NC	C19	VCC1SEL0	D19	PCC1VS2#
A20	NC	B20	NC	C20	PCC1CD1#	D20	PCC1BVD1/STSC HG1#

 Table 4.2
 HD64465BQ Signal Names (by pin numbers in alphabetical order)

		L ~ -8-			~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~) [como u]
Pin	Signal	Pin	Signal	Pin	Signal	Pin	Signal
E1	AFECKE	F1	FS	G1	HC1	H1	PA0
E2	TDI	F2	RING	G2	AFERST#	H2	DOUT
E3	TRST#	F3	BS#	G3	AVCC2	H3	OFFHOOK/RLY
E4	PB6	F4	PB7	G4	TMS	H4	AFECK
E5	AVSS1	F5	PB5/KBRESUM E	G5	SIBCLK	H5	SIBSYNC
E6	AVSS6	F6	PB2	G6	SIBDOUT	H6	ТСК
E7	AVCC4	F7	VCC5	G7	VCC3	H8	AVCC1
E8	SLIN#	F8	PPD5	G8	AVSS4	H9	AVCC5
E9	INIT#	F9	PPD3	G9	AFD#	H10	DTR0#
E10	MODSEL/RX2#	F10	PC1	G10	RX#	H11	AVSS3
E11	TXD0	F11	PC4	G11	RI0#	H12	DCD0#
E12	PD7	F12	PD3	G12	PE3	H13	RESETMI#
E13	PE1	F13	MSDATA	G13	MSCK	H15	PCC1RDY/IREQ 1#
E14	RESETPO#	F14	PWM0	G14	VCC3	H16	PCC1WP#/IOIS 16#
E15	NC	F15	NC	G15	PCC1CD2#	H17	PCC1ICIOWRA#
E16	NC	F16	NC	G16	VCC1VPP0	H18	PCC1A23
E17	NC	F17	VCC1SEL1	G17	PCC1VS1#	H19	PCC1A22
E18	PCC1BVD2/SPKR1	F18	PCC1WAIT#	G18	WEA#	H20	PCC1A21
E19	VCCB	F19	PCC1ICIORDA#	‡G19	PCC1CE2A#		
E20	PCC1RESET	F20	RDA#	G20	PCC1REG#		

 Table 4.2
 HD64465BQ Signal Names (by pin numbers in alphabetical order) [cont'd]

Rev. 3.0, 03/01, page 21 of 390

					•		
Pin	Signal	Pin	Signal	Pin	Signal	Pin	Signal
J1	PA3	K1	PA5	L1	KBIRQ0	M1	P80LE
J2	PA2	K2	PA6	L2	KBCS#	M2	CKIO
J3	PA1	K3	PA7	L3	XIOW#	M3	A11
J4	AFEPDN#	K4	PA4	L4	KBIRQ1	M4	A5
J5	SCLK	K5	MCLKO	L5	A12	M5	A10
J6	AVSS2	K6	XIOR#	L6	RESETPI#	M6	A9
J7	VCC3	K7	DIN	L7	SH_MODE	M7	VCC3
J9	VSS	K9	VSS	L9	VSS	M9	VSS
J10	VSS	K10	VSS	L10	VSS	M10	VSS
J11	VSS	K11	VSS	L11	VSS	M11	VSS
J12	VSS	K12	VSS	L12	VSS	M12	VSS
J14	VCC3	K14	PCC1A17	L14	PCC1A1	M14	VCC3
J15	PCC1A25	K15	PCC1D1	L15	PCC1D12	M15	PCC1A5
J16	PCC1CE1A#	K16	PCC1A16	L16	PCC1D14	M16	PCC1A2
J17	PCC1A24	K17	PCC1D0	L17	PCC1D13	M17	PCC1A3
J18	PCC1A20	K18	PCC1D9	L18	PCC1D10	M18	PCC1D5
J19	PCC1A19	K19	VCCB	L19	PCC1D2	M19	PCC1D4
J20	PCC1A18	K20	PCC1D8	L20	PCC1D11	M20	PCC1D3

 Table 4.2
 HD64465BQ Signal Names (by pin numbers in alphabetical order) [cont'd]

		C 0	× • 1		•		/ 2 2
Pin	Signal	Pin	Signal	Pin	Signal	Pin	Signal
N1	A8	P1	A6	R1	A0	T1	D28
N2	A7	P2	A3	R2	D29	T2	D27
N3	A4	P3	D30	R3	D26	Т3	D13
N4	D31	P4	D25	R4	D11	T4	D16
N5	A2	P5	D12	R5	D22	T5	D18
N6	A1	P6	D14	R6	D7	T6	D2
N9	DREQ0#	P7	VCC3	R7	DREQ1#	T7	DRAK1
N10	WE1#/WE#	P8	D1	R8	A18	T8	A16
N11	VCC0VPP0	P9	A24	R9	RDWR#	Т9	CS4#
N12	PCC0A19	P10	CE2B#	R10	VCC0SEL0/ DATA	T10	VCC0SEL1/ CLOCK
N13	PCC0REG#	P11	PCC0D1	R11	PCC0WP#/ IOIS16	T11	PCC0VS1#
N15	PCC1A13	P12	PCC0A21	R12	PCC0D9	T12	PCC0D2
N16	PCC1A9	P13	PCC0RESET	R13	PCC0A14	T13	PCC0D11
N17	PCC1A10	P14	VCC3	R14	PCC0A13	T14	RDB#
N18	PCC1D7	P15	VCCA	R15	PCC0A9	T15	PCC0A10
N19	PCC1D6	P16	PCC0D13	R16	PCC0A3	T16	PCC0A8
N20	VCCB	P17	PCC1A15	R17	PCC0D4	T17	PCC0A1
		P18	PCC1A6	R18	PCC1A14	T18	PCC0D15
		P19	PCC1A0	R19	VCCB	T19	PCC1A8
		P20	PCC1D15	R20	PCC1A4	T20	PCC1A7

 Table 4.2
 HD64465BQ Signal Names (by pin numbers in alphabetical order) [cont'd]

		• •	· • •				, - -
Pin	Signal	Pin	Signal	Pin	Signal	Pin	Signal
U1	D24	V1	D10	W1	D23	Y1	D19
U2	D15	V2	D9	W2	D21	Y2	D6
U3	D8	V3	D20	W3	D5	Y3	IRQ0#
U4	D17	V4	D3	W4	DRAK0	Y4	A13
U5	D4	V5	RDY#/WAIT#	W5	A15	Y5	A19
U6	D0	V6	A17	W6	A20	Y6	A23
U7	A14	V7	A21	W7	RD#	Y7	WE0
U8	A22	V8	A25	W8	WE2#/ICIORD #	Y8	WE3#/ICIOWR #
U9	CE2A#	V9	CE1A#/CS5#	W9	CE1B#/CS6#	Y9	IOIS16#
U10	PCC0VS2#	V10	PCC0CD1#	W10	PCC0CD2#	Y10	VCC0VPP1/ LATCH
U11	PCC0WAIT#	V11	PCC0BVD2/SPK R0	(W11	PCC0BVD1/ STSCHG0#	Y11	PCC0RDY/ IREQ0#
U12	PCC0A22	V12	VCCA	W12	PCC0D8	Y12	PCC0D0
U13	PCC0A18	V13	PCC0A24	W13	PCC0D3	Y13	PCC0D10
U14	PCC0A15	V14	PCC0A17	W14	PCC0A23	Y14	PCC0A25
U15	WEB#	V15	PCC0ICIOWRB	W15	PCC0A16	Y15	PCC0A20
U16	PCC0A7	V16	PCC0A12	W16	PCC0ICIORDE #	3Y16	VCCA
U17	PCC0A5	V17	VCCA	W17	PCC0CE2B#	Y17	PCC0CE1B#
U18	PCC0D14	V18	PCC0D12	W18	PCC0A4	Y18	PCC0A11
U19	PCC1A12	V19	PCC0D6	W19	PCCA0	Y19	PCC0A6
U20	PCC1A11	V20	PCC0D7	W20	PCC0D5	Y20	PCC0A2

 Table 4.2
 HD64465BQ Signal Names (by pin numbers in alphabetical order) [cont'd]

Pin No. (HD64465BP)	Pin No. (HD64465BQ)	Symbol	I/O	Description
Test Mode				
F2	D2	TST	I	Test Mode Enable
				0 = Disabled
				1 = Enabled
G1	E2	TDI	Ι	Boundary Scan Data Input
				This pin can be floating when not using.
G2	D1	TDO	0	Boundary Scan Data Output
F1	G4	TMS	Ι	Boundary Scan Mode Select.
				This pin can be floating when not using.
G4	H6	ТСК	I	Boundary Scan Clock.
				This pin can be floating when not using.
G3	E3	TRST	Ι	Boundary Scan Reset

Table 4.3 Pin Descriptions of Test Mode Select

Table 4.4 Pin Descriptions of CPU Interface

Pin No. (HD64465BP)	Pin No. (HD64465BQ)	Symbol	I/O	Description
CPU Interface				
P4	M2	CKIO	Ι	System clock
	V8, P9, Y6, U8 V7, W6, Y5, R8, V6, T8, W5, U7, Y4, L5, M3, M5, M6, N1, N2, P1, M4, N3, P2, N5, N6, R1		I	Address bus of CPU
U1-4,V1-2				
V3-4, W1-4, Y1-2, AB3-4, AC1-3, AD1-2, AE1, Y3-4, AA1-4, AB1-2, AF1, AE2, AF2, AD3, AE3, AF3, AC4, AD4	N4, P3, R2, T1 T2, R3, P4, U1 W1, R5, W2, V3, Y1, T5, U4 T4, U2, P6, T3 P5, R4, V1, V2 U3, R6, Y2, W3, U5, V4, T6, P8, U6	, , ,	IO	Data bus of CPU

Rev. 3.0, 03/01, page 25 of 390

Pin No. (HD64465BP)	Pin No. (HD64465BQ)	Symbol	I/O	Description
AD9	Т9	CS4#	I	Chip select 4 of CPU
AC10	Y7	WE0#	I	D7-D0 write strobe signal
AD10	N10	WE1#/WE#	I	D15-D8 write strobe signal, or PCMCIA write strobe signal
AE10	W8	WE2#/ICIORD#	I	D23-D16 write strobe signal, or PCMCIA I/O READ
AF10	Y8	WE3#/ICIOWR#	Ι	D31-D24 write strobe signal, or PCMCIA I/O WRITE
AE9	R9	RDWR#	Ι	Data bus direction indicator signal
AF9	W7	RD#	Ι	Strobe signal indicating the READ cycle
AF4	V5	RDY#/WAIT#	0	RDY# signal for SH4 / WAIT# signal for SH7709
H4	F3	BS#	I	Bus start of CPU
R1	L6	RESETPI#	Ι	RESET request
AF5	N9	DREQ0#	0	DMA request is generated by FIR
AD5	R7	DREQ1#	0	DMA request is generated by Timer or Codec interface module
AE5	W4	DRAK0	I	DMA request acknowledge for DREQ0#
AC5	T7	DRAK1	Ι	DMA request acknowledge for DREQ1#
AE4	Y3	IRQ0#	0	Interrupt request to CPU.
R5	L7	SH_MODE	I	SH7709/SH4 CPU interface selection.
				0 = SH7709
				1 = SH4
AF11	W9	CE1B#/CS6#	I	Chip enable 1 for PCMCIA card 0
AE11	P10	CE2B#	I	Chip enable 2 for PCMCIA card 0
AD11	V9	CE1A#/CS5#	I	Chip enable 1 for PCMCIA card 1
AC11	U9	CE2A#	I	Chip enable 2 for PCMCIA card 1
AC12	Y9	IOIS16#	0	Write protect I/O is 16 bits for PCMCIA card

HITACHI

Table 4.4 Pin Descriptions of CPU Interface (cont'd)

Pin No. (HD64465BP)	Pin No. (HD64465BQ)	Symbol	I/O	Description
PCMCIA 0 (me	emory and IO)			
AE17, AD17, AC17, AF18, AE18, AD18, AC18, AF19, AE19, AD19, AC19, AE20, AD20, AC22, AF23, AE23, AD23, AE24, AF25, AF26, AE25, AE26, AD24-26, AC23	Y14, V13, W14, U12, P12, Y15, N12 U13, V14, W15, U14, R13, R14, V16 Y13, T15, R15 T16, U16, Y19 U17, W18, R16, Y20, T17 W19	,	0	Address bus [25:0] of PCMCIA card 0
AA23, AB25, AB23, AC24, AF17, AD16, AC15, AE15, AA24, AB26, AB24, AC25, AC16, AE16, AD15, AF15	T18, U18, P16 V18, T13, Y13, R12, W12, V20, V19, W20, R17, W13, T12, P11, Y12	,	Ю	Data bus [15:0] of PCMCIA card 0
AF22	Y17	PCC0CE1B#	0	PCMCIA card 0 low byte enable
AE22	W17	PCC0CE2B#	0	PCMCIA card 0 high byte enable
AC21	T14	RDB#	0	PCMCIA card 0 Read enable
AD21	U15	WEB#	0	PCMCIA card 0 Write enable
AF21	W16	PCC0ICIORDB#	0	PCMCIA card 0 I/O Read enable
AE21	V15	PCC0ICIOWRB#	0	PCMCIA card 0 I/O Write enable
AC20	P13	PCC0RESET	0	PCMCIA card 0 reset
AC14	U11	PCC0WAIT#	I	PCMCIA card 0 memory or I/O wait state

Table 4.5 Pin Descriptions of PCMCIA 0 Interface

Pin No. (HD64465BP)	Pin No. (HD64465BQ)	Symbol	I/O	Description
AB14	R11	PCC0WP#/ IOIS16#	I	Reflects the states of the Write Protect switch on PCCMCIA memory cards. For I/O cards, PCC0WP# is used for the card, which is 16-bit Port (IOIS16#) function.
AD14	Y11	PCC0RDY/ IREQ0#	I	Driven low by memory PC cards to indicate that the memory card circuits are busy. For I/O card, PCC0RDY is used as an interrupt request.
AE14	W11	PCC0BVD1/ STSCHG0#	I	The signal is an indication of the battery condition on the PCC0 memory card. Both PCC0BVD1 and PCC0BVD2 are in high level when the battery is in good condition. When PCC0BVD1 is low, the PC card battery is no longer serviceable and data are lost. For I/O card, PCC0BVD1 is card status change (STSCHG) function.
AF14	V11	PCC0BVD2/ SPKR0	I	The signal is an indication of the battery condition on the PCC0 memory card. Both PCC0BVD1 and PCC0BVD2 are high level when the battery is in good condition. When PCC0BVD2 is low while PCC0BVD1 is in high level, the PC card battery is in a warning state. For I/O card, PCC0BVD2 acts as SPKR function.
AD13	V10	PCC0CD1#	Ι	Provides for PCMCIA card 0 insertion detection
AC13	W10	PCC0CD2#	Ι	Provides for PCMCIA card 0 insertion detection
AF13	T11	PCC0VS1#	I	PCMCIA card 0 Voltage sense
AE13	U10	PCC0VS2#	I	PCMCIA card 0 Voltage sense
AD22	N13	PCC0REG#	0	PCMCIA card 0 attribute memory select
AD12	T10	VCC0SEL1/ CLOCK	0	PCMCIA card 0 VCC power control / Clock for serial data word of TPS2206
AE12	R10	VCC0SEL0/ DATA	0	PCMCIA card 0 VCC power control / Serial data word of TPS2206
AF12	Y10	VCC0VPP1/ LATCH	0	PCMCIA card 0 VPP power control / Latch for serial data word of TPS2206
AB13	N11	VCC0VPP0	0	PCMCIA card 0 VPP power control

Table 4.5 Pin Descriptions of PCMCIA 0 Interface (cont'd)

Pin No. (HD64465BP)	Pin No. (HD64465BQ)	Symbol	I/O	Description
PCMCIA 1 (me	mory or IO)			
L23-26,	J15, J17, H18- 20, J18-20,	PCC1A25-A0	0	Address bus [25:0] of PCMCIA card 1
M23-26, N22- 23, AA25-26, Y23-26, W23- 25, V23-26, U23-25	K14, K16, P17, R18, N15, U19 U20, N17, N16 T19, T20, P18, M15, R20, M17, M16, L14, P19	3 9		
R25, P23-24,			IO	Data bus [15:0] of PCMCIA card 1
K23	J16	PCC1CE1A#	0	PCMCIA card 1 low byte enable
K25	G19	PCC1CE2A#	0	PCMCIA card 1 high byte enable
K24	F20	RDA#	0	PCMCIA card 1 Read enable
J23	G18	WEA#	0	PCMCIA card 1 Write enable
J26	F19	PCC1ICIORDA #	0	PCMCIA card 1 I/O Read enable
J25	H17	PCC1ICIOWR A#	0	PCMCIA card 1 I/O Write enable
J24	E20	PCC1RESET	0	PCMCIA card 1 reset
H25	F18	PCC1WAIT#	I	PCMCIA card 1 memory or IO wait state
H24	H16	PCC1WP#/ IOIS16#	I	Reflects the states of the Write Protect switch on PCC1 memory cards. For I/O cards, PCC1WP# is used for the card, which is 16- bit Port (IOIS16#) function.
H23	H15	PCC1RDY/ IREQ1#	I	Driven low by memory PC cards to indicate that the memory card circuits are busy. For I/O card, PCC1RDY is used as an interrupt request.

Table 4.6 Pin Descriptions of PCMCIA 1 Interface

Pin No. (HD64465BP)	Pin No. (HD64465BQ)	Symbol	I/O	Description
G26	D20	PCC1BVD1/ STSCHG1#	I	The signal indicates the battery condition on the PCC1 memory card. Both PCC1BVD1 and PCC1BVD2 are in high level when the battery is in good condition. When PCC1BVD1 is low, the PC card battery is no longer serviceable and data are lost. For I/O card, PCC1BVD1 is used as card status change (STSCHG) function.
G25	E18	PCC1BVD2/ SPKR1	I	The signal indicates the battery condition on the PCC1 memory card. Both PCC1BVD1 and PCC1BVD2 are in high level when the battery is in good condition. When PCC1BVD2 is low while PCC1BVD1 is in high level, the PC card battery is in a warning state. For I/O card, PCC1BVD2 is used SPKR function.
F26	C20	PCC1CD1#	I	Provided for PCMCIA card 1 insertion detection
F25	G15	PCC1CD2#	I	Provided for PCMCIA card 1 insertion detection
G24	G17	PCC1VS1#	I	PCMCIA card 1 Voltage sense
G23	D19	PCC1VS2#	I	PCMCIA card 1 Voltage sense
K26	G20	PCC1REG#	0	PCMCIA card 1 attribute memory select
E25	F17	VCC1SEL1	0	PCMCIA card 1 VCC power control
E26	C19	VCC1SEL0	0	PCMCIA card 1 VCC power control
F23	D18	VCC1VPP1	0	PCMCIA card 1 VPP power control
F24	G16	VCC1VPP0	0	PCMCIA card 1 VPP power control

HITACHI

Table 4.6 Pin Descriptions of PCMCIA 1 Interface (cont'd)

Pin No. (HD64465BP)	Pin No. (HD64465BQ)	Symbol	I/O	Description
UART 0				
E14	E11	TXD0	0	Data output for UART0
A16	C12	RXD0	Ι	Data input for UART0
D14	B11	RTS0#	0	Request to Send Output for UART0
D15	B12	CTS0#	I	Clear to Send Input for UART0
C14	H10	DTR0#	0	Data Terminal Ready Output for UART0
C15	A12	DSR0#	I	Data Set Ready for UART0
B15	H12	DCD0#	Ι	Receive Line Signal Detect for UART0
A15	G11	RI0#	Ι	Ring Indicator for UART0

Table 4.7Pin Descriptions of UART 0

Table 4.8Pin Description of IrDA

Pin No. (HD64465BP)	Pin No. (HD64465BQ)	Symbol	I/O	Description
IrDA				
A12	E10	MODSEL/RX2 #	O/I	Multifunction pin: For IrDA, Low or high frequency infrared select with IBM transceiver module / High frequency infrared data stream input with HP transceiver module. @
B12	C9	TXD	0	Infrared data stream output for IrDA.
C12	G10	RX#	I	For IrDA, infrared data stream input, is connected to infrared receive data stream output if IBM transceiver module is used, or is connected to low frequency infrared receive data stream output if HP transceiver module

Pin No. (HD64465BP)	Pin No. (HD64465BQ)	Symbol	I/O	Description
Printer Interfac	е			
D10	A7	STB#	0	Printer Strobe. Active low, this signal is the complement of bit 0 of the printer control register. It is used to strobe the printer data into the printer
C10	G9	AFD#	0	Printer Autofeed. Active low, this signal is the complement of bit 1 of the printer control register. This signal, when in low level, is used to feed one line after each line is printed when it is low.
B10	B8	ERR#	I	Printer Error. Active low, indicates printer has encountered an "ERROR" condition. It can be read at bit 3 of printer status register
A10	E9	INIT#	0	Printer Initialize. Active low, this signal is bit 2 of the printer control register, and is used to initiate printer when it is low.
B8	E8	SLIN#	0	Printer Select. Select the printer when it is low, this signal is the complement of bit 3 of the printer control register
A8	B6	ACK#	I	Printer Acknowledge. This signal goes low to indicate that the printer has already received a character and is ready to accept another
D9	A6	BUSY	I	Printer Busy. This signal goes high when the line printer has a local operation in process and cannot accept data
C9	C7	PE	I	Printer Paper End. This signal is set high by printer when it runs out of paper
B9	B7	SLCT	I	Printer Select. This signal goes high when the line printer has been selected
B7, D7-8, C8, D11, C11, B11, D12	D7, C6, F8, A5, F9, C8, A8, B9	PPD7-PPD0	IO	Parallel Port Data Bus. This bus provides a byte-wide input or output to the system. The eight lines are held in a high-impedance state when the port is not selected.

HITACHI

Table 4.9 Pin Descriptions of Printer Port Interface

Pin No. (HD64465BP)	Pin No. (HD64465BQ)	Symbol	I/O	Description
AFE Interface				
L2	H2	DOUT	0	Serial Transmit Data Output Pin (TxD). This signal is connected to AFE module DI.
K4	К7	DIN	I	Serial Receive Data Input Pin (RxD). This signal comes from AFE module DOUT.
J2	J5	SCLK	I	Shift Clock Input Pin. This signal comes from AFE module SCLK.
K1	G1	HC1	0	Hardware Control Signal 1 for STLC7546/STLC7550
J3	F1	FS	I	Frame Sync Signal Input Pin. This signal comes form AFE module FS.
K3	G2	AFERST#	0	This signal outputs to reset AFE module.
K2	J4	AFEPDN#	0	This signal outputs to power down AFE module.
L3	K5	MCLKO	0	Master Clock to AFE module
L4	H3	OFFHOOK/ RLY	0	This signal is used as the active control for the OFFHOOK relay / RLY control and dial pulse output
J4	F2	RING	I	Ringing Signal Input Pin

Table 4.10 Pin Descriptions of AFE Interface

Pin No. (HD64465BP)	Pin No. (HD64465BQ)	Symbol	I/O	Description
CODEC Interfa	ice			
E4	D3	ACCLK	0	Audio Codec clock
F3	C1	ACRST#	0	Audio Codec reset. The pin can also be used to act as PLL3 test output pin at PLL test mode
D1	B2	ACPD#/ACIRQ IO /PWE#		When the connected CODEC is CS4271, the pin is input and is used to interrupt the interface. But when the connected CODEC is CS4218, the pin is output and is used to power down CS4218.
E3	C2	SIBDIN	I	Serial Interface Input Data
E2	G5	SIBCLK	IO	Serial Interface Clock
E1	G6	SIBDOUT	0	Serial Interface Output Data
F4	H5	SIBSYNC	10	Serial Interface Sync

Table 4.11 Pin Descriptions of CODEC Interface

Table 4.12 Pin Descriptions of USB Interface

Pin No. (HD64465BP)	Pin No. (HD64465BQ)	Symbol	I/O	Description
USB interface				
E13	A10	USBPEN#	0	USB Power Enable Control Signal
C13	C10	USBOVR#		USB Over-Current Detect
B4	C4	USBD1P	Ю	USB Port 1 Data D+
C4	D5	USBD1M	Ю	USB Port 1 Data D-
D13	D10	USBD2P	Ю	USB Port 2 Data D+
E12	A9	USBD2M	Ю	USB Port 2 Data D-

Pin No. (HD64465BP)	Pin No. (HD64465BQ)	Symbol	I/O	Description
Keyboard Inter	face			
P1	L2	KBCS#	0	Keyboard Controller Chip Select
N2	L3	XIOW#	0	Keyboard Controller Write Enable
N1	K6	XIOR#	0	Keyboard Controller Read Enable
P2	L1	KBIRQ0	I	Keyboard Controller Interrupt 0
P3	L4	KBIRQ1	I	Keyboard Controller Interrupt 1

Table 4.13 Pin Descriptions of Keyboard Interface

Table 4.14 Pin Descriptions of IO Port A

Pin No. (HD64465BP)	Pin No. (HD64465BQ)	Symbol	I/O	Description
IO Port A (mu	Itifunction with A	FE)		
N3	K3	PA7	IO	Port A bit 7 for GPIO
N4	K2	PA6	IO	Port A bit 6 for GPIO
N5	K1	PA5	IO	Port A bit 5 for GPIO
M1	K4	PA4	IO	Port A bit 4 for GPIO
M2	J1	PA3	IO	Port A bit 3 for GPIO
M3	J2	PA2	IO	Port A bit 2 for GPIO
M4	J3	PA1	IO	Port A bit 1 for GPIO
L1	H1	PA0	IO	Port A bit 0 for GPIO

Pin No. (HD64465BP)	Pin No. (HD64465BQ)	Symbol	I/O	Description
IO Port B (mul	Itifunction with T	IMER or AFE)		
D2	F4	PB7	Ю	Port B bit 7 for GPIO
D3	E4	PB6	IO	Port B bit 6 for GPIO
D4	F5	PB5/ KBRESUME	IO/I	Multifunction Pin: Port B bit 5 for GPIO/The signal is used to resume standby keyboard controller
C1	B1	PB4/ KBWAKEUP#	10/0	Multifunction Pin: Port B bit 4 for GPIO/Keyboard controller wakes up the STANDBY system via signal KBWAKEUP#.
C2	C3	PB3	Ю	Port B bit 3 for GPIO
C3	F6	PB2	Ю	Port B bit 2 for GPIO
B1	D4	PB1/TMO1#	10/0	Multifunction Pin: Port B bit 1 for GPIO / Timer 1 output signal is used to trigger external event
B2	A1	PB0/TMO0#	10/0	Multifunction Pin: Port B bit 0 for GPIO / Timer 0 output signal is used to trigger external event

Table 4.15Pin Description of IO Port B

Table 4.16Pin Descriptions of IO Port C

Pin No. (HD64465BP)	Pin No. (HD64465BQ)	Symbol	I/O	Description
IO Port C				
B17	A14	PC7	Ю	Port C bit 7 for GPIO
D16	B13	PC6	IO	Port C bit 6 for GPIO
C16	A13	PC5	Ю	Port C bit 5 for GPIO
B16	F11	PC4	Ю	Port C bit 4 for GPIO
B14	C11	PC3	Ю	Port C bit 3 for GPIO
A14	A11	PC2	Ю	Port C bit 2 for GPIO
A13	F10	PC1	IO	Port C bit 1 for GPIO
B13	B10	PC0	IO	Port C bit 0 for GPIO

	PD7	10	
	PD7		
1 0		0	Port D bit 7 for GPIO
+ F	2D6	IO	Port D bit 6 for GPIO
5 P	D5	IO	Port D bit 5 for GPIO
3 P	D4	IO	Port D bit 4 for GPIO
2 P	D3	IO	Port D bit 3 for GPIO
2 P	D2	IO	Port D bit 2 for GPIO
3 P	'D1	IO	Port D bit 1 for GPIO
I P	0O	10	Port D bit 0 for GPIO
	F F F F	PD5 PD4 PD3 PD2 PD1	PD5 IO PD4 IO PD2 IO PD1 IO

Table 4.17 Pin Descriptions of IO Port D

Table 4.18 Pin Descriptions of IO Port E

Pin No. (HD64465BP)	Pin No. (HD64465BQ)	Symbol	I/O	Description
IO Port E				
C21	C15	PE7	IO	Port E bit 7 for GPIO
B21	A17	PE6	IO	Port E bit 6 for GPIO
A21	D14	PE5	IO	Port E bit 5 for GPIO
D20	B16	PE4	IO	Port E bit 4 for GPIO
C20	G12	PE3	IO	Port E bit 3 for GPIO
B20	A16	PE2	IO	Port E bit 2 for GPIO
A20	E13	PE1	Ю	Port E bit 1 for GPIO
D19	B15	PE0	Ю	Port E bit 0 for GPIO

Table 4.19 Pin Descriptions of 10-bit ADC Interface

Pin No. (HD64465BP)	Pin No. (HD64465BQ)	Symbol	I/O	Description
10-bit ADC Inte	erface			
A6	C5	TSMX	Ι	Touch screen minus X - plate input
C6	A4	TSMY	Ι	Touch screen minus Y - plate input
B5	D6	TSPX	Ι	Touch screen plus X - plate input
C5	B4	TSPY	Ι	Touch screen plus Y - plate input

Rev. 3.0, 03/01, page 37 of 390

Pin No. Pin No. HD64465BP) (HD64465BQ)		I/O	Description		
C16	KBCK	IO	PS/2 keyboard clock input/output		
A18	KBDATA	IO	PS/2 keyboard data input/output		
G13	MSCK	IO	PS/2 mouse clock input/output		
F13	MSDATA	Ю	PS/2 mouse data input/output		
	(HD64465BQ) C16 A18 G13	(HD64465BQ) Symbol C16 KBCK A18 KBDATA G13 MSCK	(HD64465BQ) Symbol I/O C16 KBCK IO A18 KBDATA IO G13 MSCK IO		

Table 4.20 Pin Descriptions of PS/2 Interface

Table 4.21 Pin Descriptions of System Reset Interface

Pin No. (HD64465BP)	Pin No. (HD64465BQ)	Symbol	I/O	Description
System Reset	Interface			
R1	L6	RESETPI#	Ι	System power-on reset input
C23	H13	RESETMI#	I	System manual reset input
B23	E14	RESETPO#	0	RESET# signal for SH-4/SH7709
A23	B17	RESETMO#	0	MRESET# signal for SH-4/RESETM signal for SH7709

Table 4.22 Pin Descriptions of Crystal Interface

Pin No. (HD64465BP)	Pin No. (HD64465BQ)	Symbol	I/O	Description		
Crystal Interfac	e					
H2	H4	AFECK	I	AFE Clock Input (12.288MHz)		
H3	E1	AFECKE	IO	AFE Clock Output (12.288MHz)		
A3	B3	UCK	I	USB Clock Input (12MHz)		
A2	A2	UCKE	Ю	USB Clock Output (12MHz)		

Table 4.23 Pin Description of Miscellaneous Interface

Pin No. (HD64465BP)	Pin No. (HD64465BQ)	Symbol	I/O	Description
Miscellaneous	Interface			
D23	F14	PWM0	0	PWM channel 0 timer pulse output pins
D22	D15	PWM1	0	PWM channel 1 timer pulse output pins
P5	M1	P80LE	0	Port80 strobe for diagnostic

Pin No. Pin No. (HD64465BP) (HD64465BQ) Symbol I/O Description No Connection No Connected pins (total 23 pins). A20, A19, B20-NC A24-A26, L B24-B26, 18, C18, C17, D17, D16, E17-C24-C26, D24-D26, E23, 15, F16, F15 E24

Table 4.24 Pin Descriptions of No Connected Pins

Table 4.25 Pin Descriptions of Power/Ground

Pin No. (HD64465BP)	Pin No. (HD64465BQ)	Symbol	I/O	Description
M12-15, N12- 15, P12-15, R12-15	J9-12, K9-12, L9-12, M9-12	VSS	I	Ground
E11, E15, M5, M22, T5, T22, AB12, AB15		VCC (VCC3)*	I	3.3 Volt power
A5, A7, A9, A11	B5, D8, D9, F7	VCC5	I	5.0 Volt power for printer port/PS/2 port
AC26, AF16, AF20, AF24	P15, V12, V17, Y16	VCCA	I	0 / 3.3 / 5V power for address/data buffer of PCMCIA 0
H26, N26, T26, W26	E19, K19, N20, R19	VCCB	I	0 / 3.3 / 5V power for address/data buffer of PCMCIA 1
B3	H8	AVCC1	I	3.3 Volt power for analog PLL1
A1	E5	AVSS1		Ground for analog PLL1
J1	G3	AVCC2	I	3.3 Volt power for analog PLL2
H1	J6	AVSS2	I	Ground for analog PLL2
A18	B14	AVCC3	I	3.3 Volt power for analog circuit
A17	H11	AVSS3	I	NC (No Connected Pin)
C7	E7	AVCC4	I	3.3 Volt for analog portion of 10-bit ADC
D6	G8	AVSS4	I	Ground for analog portion of 10-bit ADC
B6	H9	AVCC5	I	3.3 Volt for analog portion of 10-bit ADC
A4	A3	AVCC6	I	3.3 Volt for analog USB Tranceiver
D5	E6	AVSS6	I	Ground for analog USB Tranceiver

Note: * HD64465BP = VCC HD64465BQ = VCC3

Rev. 3.0, 03/01, page 40 of 390

Section 5 Internal CPU Interface

5.1 Introduction

CPU INTERFACE Module builds an internal peripheral bus interface on HD64465. This interface provides a bridge between Hitachi SH-3/SH-4 CPU and all peripheral modules in HD64465. This section will explain the functionality and timing of all signals defined in CPU interface module.

Rev. 3.0, 03/01, page 41 of 390

5.2 CPU Interface Signal Description

5.2.1 System Bus Interface Signals

In system bus interface, the configuration of **BSC** in SH-4/SH-3 needs to be programmed properly. The followings list the bus configuration requirements.

- 1. Area: Area 4
- 2. Bus width: Longword (32 bits) size and little endian access.
- 3. Idle state: No idle cycles
- 4. Wait state: 3 wait states

Signal Name	I/O Type	Description
CKIO	I	CKIO: SH3/SH4 system clock IO. This clock is used as the master clock for the internal logic of the CPU Interface
RESET#	I	RESET#: System reset signal.
CS4#	I	CS4#: System Chip select 4 signal.
RDY/WAIT#	0	System Wait: This signal is controlled by the CPU Interface to insert the wait state in CPU cycle. The inserted wait cycles are depended on peripheral *WAIT#.
ADDR[20:1]	I	Address Bus [20:1]: These are the address input signals to the CPU Interface. The CPU Interface address decoder uses these signals to decode the module select(*MS#) signal of all peripheral modules in IPC.
ADDR24	I	Address bus 24: This signal is address bus number 24 driven by the CPU.
ADDR25	I	Address bus 25: This signal is address bus number 25 driven by the CPU.
IDATA[31:0]	I	Input Data Bus [31:0]: These are the bit[31:0] of data bus driven by SH3/SH4.(write data).
ODATA[31:0]	0	Output Data Bus [31:0]: These are the bit[31:0] of data bus to be read by the CPU.(read data).
RDWR#	I	Read/Write Command: System read/write indicator driven by the CPU.
RD#	I	Read Command: When active along with CS4#, a valid data will be put onto the ODATA[15:0] for the Host CPU to read. This signal is driven by the CPU.
WE0#	I	Write byte 0 Command: When active along with CS4#, a valid data will be passed from the Host CPU to MIDATA[7:0]. This signal is driven by the CPU.
WE1#	I	Write byte 1 Command: When active along with CS4#, a valid data will be passed from the Host CPU to MIDATA[15:8]. This signal is driven by the CPU.
WE2#	I	Write byte 2 Command: When active along with CS4#, a valid data will be passed from the Host CPU to MIDATA[23:16]. This signal is driven by the CPU.
WE3#	I	Write byte 3 Command: When active along with CS4#, a valid data will be passed from the Host CPU to MIDATA[31:24]. This signal is driven by the CPU.

Notes: 1. * stands for peripheral module name.

2. # means that a signal is active low.

5.2.2 Internal Bus Interface Signals

Signal Name	I/O Type	Description
*RESET#	0	Internal Module Reset: This signal is module reset of *module. (For example, LCDC reset signal is LCDC_RESET#)
*STBY	0	Module Standby: This signal is used to control the standby mode for each peripheral module. (For LCDC as an example, when LCDC_STBY is asserted, LCDC module will go into the standby mode)
*WAIT#	I	Module Wait: This signal is controlled by a peripheral module to insert a wait state in CPU command cycle. (For LCDC as an example, when LCDC_WAIT# is active low, the CPU Interface will insert a wait signal to the CPU cycle until the LCDC_WAIT# is high)
*MS#	0	Module Select: This module select signal is decoded based on the IPC module address map. (For LCDC as an example, the LCDC control register address and LCDC Frame buffer address will activate LCDC_MS#)
IMADDR[20:1]	0	Internal Module Address Bus [20:1]: These are the address input signals to all the peripheral modules. The peripheral module address decoder can use these signals to decode the internal registers.
IMADDR24	0	Internal Module Address bus 24: This signal is address bus number 24 driven by CPU Interface. This signal is connected to all peripheral modules.
IMADDR25	0	Internal Module Address bus 25: This signal is address bus number 25 driven by CPU Interface. This signal is connected to all peripheral modules.
MIDATA[31:0]	0	Module Input Data Bus [31:0]: These are the bit[31:0] of data bus to be driven to all the peripheral modules. (Write data from the CPU)
MODATA[31:0]	I	Module Output Data Bus [31:0]: These are the bit[31:0] of data bus to be read by the CPU. (Read data from the peripheral module)
IMRDWR#	0	Internal Module Read/Write Command: Internal Module read/write indicator driven by CPU Interface.
IMRD#	0	Internal Module Read Command: When active along with *MS#, a valid data MODATA[31:0] will be mapped onto the ODATA[31:0] for the Host CPU to read. This signal is driven by CPU Interface.
IMWE0#	0	Internal Module Write byte 0 Command: When active along with *MS#, a valid data IDATA[7:0] will be passed from the Host CPU to MIDATA[7:0]. This signal is driven by CPU Interface.
IMWE1#	0	Internal Module Write byte 1 Command: When active along with *MS#, a valid data IDATA[15:8] will be passed from the Host CPU to MIDATA[15:8]. This signal is driven by CPU Interface.
IMWE2#	0	Internal Module Write byte 2 Command: When active along with *MS#, a valid data IDATA[23:16] will be passed from the Host CPU to MIDATA[23:16]. This signal is driven by CPU Interface.
IMWE3#	0	Internal Module Write byte 3 Command: When active along with *MS#, a valid data IDATA[31:24] will be passed from the Host CPU to MIDATA[31:24]. This signal is driven by CPU Interface.

Notes: 1. * stands for peripheral module name.

2. # means that a signal is active low.

5.3 Function Description

CPU Interface Module is a bridge between the CPU bus and all peripheral modules in HD64465. This interface module handles the command, address and data transaction between CPU and HD64465 modules. The diagram of Figure 5-1 illustrates how the interface signals are connected. This CPU interface can operate under the 66MHz CKIO at maximum. The timing relationship of peripheral signals will be discussed in details in Signal Timing Description.




Figure 5.1 CPU Interface Module Interconnection Diagram

5.4 Signal Timing Description

5.4.1 Low Speed Timing

HD64465 provides a programmable bit (SLS) in System Configuration Register (SCONFR) to increase the system performance, depending on different bus clock (CKIO) rates. When SLS bit is programmed with 1, the internal bus timing is switched to the basic cycle composed of two wait states. When it is compared with High Speed Timing, a wait state will be found to save in command cycle. Thus, the performance in low bus clock rate is increased.

Low-Speed Basic Internal Peripheral Bus Access Timing is shown in the Figure 5-2. These basic cycles are T1, TWs1, TWs2, and T2 phases. Note that two wait states (TWs1, TWs2) are in command cycle. In this case, no external peripheral hardware wait is asserted. The *WAIT# signal is kept high before T2 stage. This means that peripheral module need no external cycles to accomplish the command. So, the command cycle enters the T2 phase after TWs2. At the end of T2 phase, the question that either T1 or T_idle phase is followed depends on the host CPU bus idle state configuration. If host CPU configures at least one idle state, the corresponding T_idle phase is followed. If host CPU configures no idle state, the T1 phase is followed after T2.




Figure 5.2 Low-Speed Basic Internal Peripheral Bus Access Timing

Rev. 3.0, 03/01, page 45 of 390

Low-Speed Internal Bus Access Timing with TWe phase is shown in the Figure 5-3. The diagram shows the cycles are T1, TWs1, TWs2, TWe and T2 phases. Note that there are two wait states and one external peripheral hardware wait state in command cycle. In this case, the basic command cycle is not enough for peripheral operation, it is responsible for the peripheral module to insert its own wait signal before T2 stage. And the *WAIT# signal controlled by the peripheral module must satisfy the setup/hold time defined in internal peripheral Bus AC timing specifications. In Figure 5-3, the TWe stands for the external peripheral hardware wait state. The command cycle can be inserted many TWe states, which depends on the signal *WAIT# of the peripheral module. At the end of T2 phase, the question that either T1 or T_idle phase is followed depends on the host CPU bus idle state configuration. If host CPU configures at least one idle state, the corresponding T_idle phase is followed. If host CPU configures no idle state, the T1 phase is followed after T2.




Figure 5.3 Low-Speed Internal Peripheral Bus Access Timing With TWe Phase

5.4.2 High Speed Timing

With the programmable bit (SLS) contained in System Configuration Register (SCONFR), the HD64465 is able to increase the system performance, depending on different bus clock (CKIO) rates. When SLS bit is programmed with 0, the internal bus timing is switched to the basic cycle composed of three wait states. This is because the internal H/W latency related to such a high speed clock rate. Though the High Speed Timing has to go through 3 wait states, which is one more wait state than the 2 wait states for Low Speed Timing, the performance of the High Speed Timing is still higher. This is because the High Speed Timing has higher CKIO rate. For example 25Mhz basic timing (4 clock cycles) needs 160 ns but 66Mhz basic timing (5 clock cycles) only requires 75 ns to complete.

High-Speed Basic Internal Peripheral Bus Access Timing is shown in the Figure 5-4. These basic cycles are T1, TWs1, TWs2, and TWs3 and T2 phases. Note that three wait states (TWs1, TWs2, and TWs3) are in command cycle. In this case, no external peripheral hardware wait is asserted. The *WAIT# signal is kept high before T2 stage. This means that peripheral module does not need external cycles to accomplish the command. Therefore, the command cycle enters the T2 phase after TWs2. At the end of T2 phase, the question that either T1 or T_idle phase is followed is determined by the configuration of the host CPU bus idle state. If host CPU configures at least one idle state, the corresponding T_idle phase is followed. If host CPU configures no idle state, the T1 phase is followed after T2.




Figure 5.4 High-Speed Basic Internal Peripheral Bus Access Timing

Rev. 3.0, 03/01, page 47 of 390

High-Speed Internal Bus Access Timing with TWe phase is shown in the Figure 5-5. The diagram shows the cycles are T1, TWs1, TWs2, TWs3, TWe and T2 phases. Note that there are three wait states and one peripheral hardware wait state in command cycle. In this case, the basic command cycle is insufficient for peripheral operation. The basic command cycle is responsible for the peripheral module to insert its own wait signal before T2 stage. And the *WAIT# signal controlled by the peripheral module must satisfy the setup/hold time defined in internal peripheral Bus AC timing specifications. In Figure 5-5, the TWe stands for the peripheral hardware wait state. The command cycle can be inserted TWe states, and the number of Twe states insertion is depended on the signal *WAIT# of the peripheral module. At the end of T2 phase, the timing when either T1 or T_idle phase is followed is based on the same logic described in Figure 5-2 – the question that either T1 or T_idle phase is followed depends on the configuration of the host CPU bus idle state.




Figure 5.5 High-Speed Internal Peripheral Bus Access Timing With TWe Phase

5.5 Internal Bus Data Swap Rules

Internal Bus Data Swap Rules are defined to satisfy the legacy peripheral modules. This is because the data bus width has been changed from 16 bits to 32 bits. For the compliance with these legacy peripheral modules, it is required to establish a data swap mechanism described below:

Case 1: Word Access (16 bits)

IMADDR[1]=0	CPU Βι	IS			Internal Bus			
Write Enable	WE3#	WE2#	WE1#	WE0#	IMWE3#	IMWE2#	IMWE1#	IMWE0#
Value	Н	Н	L	L	Н	Н	L	L
Data Position	Х	х	Byte1	byte0	х	х	byte1	byte0

IMADDR[1]=1	CPU Bu	IS			Internal Bus			
Write Enable	WE3#	WE2#	WE1#	WE0#	IMWE3#	IMWE2#	IMWE1#	IMWE0#
Value	L	L	Н	Н	Н	Н	L	L
Data Position	byte3	byte2	х	х	х	х	byte3	byte2

Case 2: Double Word Access (32 bits)

IMADDR[1]=0	CPU Bu	IS			Internal Bus			
Write Enable	WE3#	WE2#	WE1#	WE0#	IMWE3#	IMWE2#	IMWE1#	IMWE0#
Value	L	L	L	L	L	L	L	L
Data Position	byte3	byte2	Byte1	byte0	byte3	byte2	byte1	byte0

Rev. 3.0, 03/01, page 49 of 390

		SH-3 (15MHz)		SH-3 (40MHz)		SH-4 (66MHz)			
Symbol	Item	Min	Max	Min	Max	Min	Max	Unit	
TAD	Address delay time	-	2	-	2	-	2	ns	
TMSD	Module Select delay time	-	2	-	2	-	2	ns	
TRWD	Read Write delay time	-	2	-	2	-	2	ns	
TRDD	Read Strobe delay time	-	5	-	5	-	5	ns	
TRDS	Read Data setup time	50	-	30	-	10	-	ns	
TRDH	Read Data hold time	0	-	0	-	0	-	ns	
TWED	Write Enable delay time	-	5	-	5	-	5	ns	
TEDD	Write Data delay time	-	0	-	0	-	10	ns	
TWDYS	Wait setup time	20	-	20	-	10	-	ns	
TWDYH	Wait hold time	0	-	0	-	0	-	ns	

5.6 Internal Peripheral Bus AC Timing Specification

Note: In Figure 5-2 and Figure 5-3, all AC Timings are related to CKIO. The CKIO signal is inside IPC, i.e. this CKIO signal is the signal comes out through IPC CKIO input pad and clock tree, and is used by all peripheral modules.

Section 6 Power Management and System Configuration

6.1 Overview

The System Power Management and Configuration registers control the functionality of Module Standby mode, Bus gating, Wait states, Peripheral Clock Control, Module Software Reset and Test Mode. Each module in the HD64465 is provided with the STANDBY mode. All peripheral module functions are halted in the STANDBY mode; thereby reducing the power consumption. The Bus gating control is used with STANDBY mode for further power saving capability The Hardware external wait cycle inserted by CPU interface module is an option to extend data read/write cycles. The system registers are described in details below:

6.2 Features

- Support STANDBY mode for each peripheral module
- All peripheral clocks can be halted
- Provide CPU interface input signals and GPIO pins gated function
- Flexible selection of peripheral functions
- Provide an Debug port for system bus test

6.3 Register Description

The following table lists all the registers. The unit of the register size and access size is byte. The register size is the actual size of registers. The access size defines the data bus width of host CPU, which is used to access each register. In other words, the access of each register is word (2 bytes) access type.

Name	Address	Register Size	Access Size
System Module Standby Control Register	H'10000000	16	16
System Configuration Register	H'1000002	16	16
System Bus Control Register	H'10000004	16	16
System Peripheral Clock Control Register	H'10000006	16	16
System Peripheral S/W Reset Control Register	H'1000008	16	16
System PLL Control Register	H'1000000A	16	16
System Revision Register	H'1000000C	16	16
System Device ID Register	H'10000010	16	16
System Debug Port Register	H'10000FF0	16	16

Table 6.1	The Register Li	st of Power Manageme	ent and System	Configuration
-----------	-----------------	----------------------	----------------	---------------

6.3.1 System Module Standby Control Register (SMSCR)

This register provides the module standby control for each peripheral module. This standby control can make the peripheral module enter standby mode. The power consumption can be reduced considerably as a result. If the module needs to be activated again, the peripheral module must exit the standby mode by clearing the corresponding bit in the register SMSCR.

Bit	15	14	13	12	11	10	9	8
Bit Name	-	PS2ST	-	ADCST	UARTST	· -	SCDIST	PPST
Initial Value	0	1	0	1	1	0	1	1
R/W	R	R/W	R	R/W	R/W	R	R/W	R/W
Bit	7	6	5	4	3	2	1	0
Bit Name	-	PC0ST	PC1ST	AFEST	TM0ST	TM1ST	IRDAST	KBCST
Initial Value	0	1	1	1	1	1	1	1
R/W	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Address: 0x1000000

System Module Standby Control Register (SMSCR) [cont'd]

Bit	Description	Default
15	Reserved.	0
14	PS2ST: PS2 Standby. When this bit is set, the PS2 will enter the standby mode until this bit is cleared. The PS2 will be in normal operation mode after this bit is cleared. This bit is set after reset.	1
13	Reserved.	0
12	ADCST: A/D Controller Standby. When this bit is set, the A/D controller will enter the standby mode until this bit is cleared. The A/D controller will be in normal operation mode after this bit is cleared. This bit is set after reset.	1
11	UARTST: UART Standby. When this bit is set, the UART will enter the standby mode until this bit is cleared. The UART will be in normal operation mode after this bit is cleared. This bit is set after reset.	
10	Reserved	0
9	SCDIST: Serial Codec Interface Standby. When this bit is set, the serial codec interface will enter the STANDBY mode until this bit is cleared. The serial codec interface will be in normal operation mode after this bit is cleared. This bit is set after reset.	1
8	PPST: Parallel Port Standby. When this bit is set, the parallel port will enter the standby mode until this bit is cleared. The parallel port will be in normal operation mode after this bit is cleared. This bit is set after reset.	1
7	Reserved	0
6	PC0ST: PCMCIA interface Channel 0 Standby. When this bit is set, the PCMCIA interface channel 0 will enter the standby mode until this bit is cleared. The PCMCIA interface channel 0 will be in normal operation mode after this bit is cleared. This bit is set after reset.	1
5	PC1ST: PCMCIA interface Channel 1 Standby. When this bit is set, the PCMCIA interface channel 1 will enter the standby mode until this bit is cleared. The PCMCIA interface channel 1 will be in normal operation mode after this bit is cleared. This bit is set after reset.	1
4	AFEST: AFE interface Standby. When this bit is set, the AFE interface will enter the standby mode until this bit is clear. The AFE interface will be in normal operation mode after this bit is cleared. This bit is set after reset.	1
3	TMOST: Timer channel 0 Standby. When this bit is set, the Timer channel 0 will enter the standby mode until this bit is cleared. The Timer channel 0 will be in normal operation mode after this bit is cleared. This bit is clear after reset.	1
2	TM1ST: Timer channel 1 Standby. When this bit is set, the Timer channel 1 will enter the standby mode until this bit is cleared. The Timer channel 1 will be in normal operation mode after this bit is cleared. This bit is clear after reset.	1
1	IRDAST: IRDA Controller Standby. When this bit is set, the IrDA controller will enter the standby mode until this bit is cleared. The IrDA controller will be in normal operation mode after this bit is cleared. This bit is set after reset.	1
0	KBCST: KBC Controller Standby. When this bit is set, the KBC controller will enter the standby mode until this bit is cleared. The KBC controller will be in normal operation mode after this bit is cleared. This bit is clear after reset.	1

6.3.2 System Configuration Register (SCONFR)

This register provides a flexible approach for system configuration. The hardware wait insertion control is flexible to control CPU interface command cycle. Parallel Port function select can also be programmed by this register. The detailed functionality, which can be configured, is described below:

Bit	15	14	13	12	11	10	9	8
Bit Name	-	-	SLS	HWEN	HW3	HW2	HW1	HW0
Initial Value	0	0	0	1	0	0	0	1
R/W	R	R	R/W	R/W	R/W	R/W	R/W	R/W
Bit	_	_	_					
DIL	7	6	5	4	3	2	1	0
	7	-	-	-	3 S PPFMS1	-	1 KBWUP	0 -
Bit Name Initial Value	•	6 - 0	-	-	-	-	1 KBWUP 0	-

Address: H'1000002

Bit	Description	Default
15 - 14	Reserved.	0
13	SLS: System Low Speed Select. This bit is used to select the low speed or high-speed timing according to different bus clock (CKIO) rates.	
	When this bit is set to 1, the low speed timing is selected in internal bus.	
	When this bit is cleared to 0, the high-speed timing is selected in internal bus.	
	For CKIO, - 25MHz, low speed is recommended.	
	For CKIO, 25 – 66MHz, high speed is recommended.	
12	HWEN: CPU interface Hardware Wait Number Enable. This bit is used to enable the wait cycles of HW[3:0]. When this bit is set, the CPU interface will insert the hardware wait cycles as the HW[3:0] programmed. If this bit is cleared, the CPU interface will not insert any hardware wait cycles.	1
11 - 8	HW[3:0]: CPU interface Hardware Wait Number Control. The number of HW[3:0] stands for the cycles of hardware wait state inserted. The inserted cycles start at the second software wait state. This wait number is effective only after the HWEN has been set. The wait cycle can be any one number from 1 to 15. Note that the relationship between HW[3:0] and CPU programmed inserted wait states (IWS) is $2 \le IWS \le 1 + HW[3:0]$. Hence, the CPU default inserted wait states should be 2.	0001
7 - 6	Reserved.	0

System Configuration Register (SCONFR) [cont'd]

Bit	Description	Default
5	USBCKS: USB Host interface Clock Switch. When this bit is cleared, USB Host interface clock will be the clock output from PLL1. When this bit is set, the USB Host interface clock will be the half frequency of CKIO.	
4	SCDICKS: Serial Codec Interface Clock Switch. When this bit is set, SCDI_clk source will be 12MHz from UCK pad path. When this bit is cleared, the SCDI_clk source will be 12.288MHz from AFECK pad path.	10
3, 2	PPFMS[1:0]: Parallel Port Function Mode Select.	00
	When PPFMS[1:0] is 11, the ECP+EPP mode is selected. When PPFMS[1:0] is 10, the ECP mode is selected. When PPFMS[1:0] is 01, the EPP mode is selected. When PPFMS[1:0] is 00, the SPP mode is selected.	
1	KBWUP: Key Board Wake Up. When this bit is set, the key board wake-up pulse will be generated to wake up key board controller. This bit is self-cleared after the wake-up pulse is done.	0
0	Reserved.	0

6.3.3 System Bus Control Register (SBCR)

This register controls the bus state of some input or output signals. This signal gating control can be used to save power consumption for various system conditions.

Bit	15	14	13	12	11	10	9	8
Bit Name	PDOF	PDIG	PCOF	PCIG	PBOF	PBIG	PAOF	PAIG
Initial Value	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	7	6	5	4	3	2	1	0
Bit Name	-	CSPE	CMDPE	ADDRPE	DATAPE	CPUBIG	PEOF	PEIG
Initial Value	0	0	0	0	0	0	0	0
R/W	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Address: H'1000004

System Bus Control Register (SBCR) [cont'd]

Bit	Description	Default
15	PDOF: Port D Output Floating Control. When this bit is set, the output will be floating. When this bit is cleared, the output floating is disabled.	0
14	PDIG: Port D Input Gating Control. When this bit is set, the input to port D will be gated to fixed value. When this bit is cleared, the input remains unaffected.	0
13	PCOF: Port C Output Floating Control. When this bit is set, the output will be floating. When this bit is cleared, the output floating is disabled.	0
12	PCIG: Port C Input Gating Control. When this bit is set, the input to port C will be gated to fixed value. When this bit is cleared, the input remains unaffected.	0
11	PBOF: Port B Output Floating Control. When this bit is set, the output will be floating. When this bit is cleared, the output floating is disabled.	0
10	PBIG: Port B Input Gating Control. When this bit is set, the input to port B will be gated to fixed value. When this bit is cleared, the input remains unaffected.	0
9	PAOF: Port A Output Floating Control. When this bit is set, the output will be floating. When this bit is cleared, the output floating is disabled.	0
8	PAIG: Port A Input Gating Control. When this bit is set, the input to port A will be gated to fixed value. When this bit is cleared, the input remains unaffected.	0
7	Reserved	0
6	CSPE: CPU Chip Area Select Pull-up Enable. When this bit is cleared, the chip select CS4_ will be pull-up. When this bit is set, the CS4_ is not pull-up.	0
5	CMDPE: CPU Command/Status Pull-up Enable. When this bit is cleared, the signal RD_, RDWR_, WE0_ and WE1_ will be pull-up. When this bit is set, the signal RD_, RDWR_, WE0_ and WE1_ are not pull-up.	0
4	ADDRPE: CPU Address Bus Pull-up Enable. When this bit is cleared, the address bus will be pull-up. When this bit is set, the address bus is not pull-up.	0
3	DATAPE: CPU Data Bus Pull-up Enable. When this bit is set, the data bus will be pull-up. When this bit is cleared, the data bus is not pull-up.	0
2	CPUBIG: CPU Bus interface Input Gating Control. When this bit is set, the CPU bus interface will be automatic input gating by Intelligent Peripheral Controller Select(CS4_) for reducing power consumption. When this bit is cleared, the CPU bus interface is not gated.	0
0	PEOF: Port E Output Floating Control. When this bit is set, the output will be floating. When this bit is cleared, the output floating is disabled.	0
0	PEIG: Port E Input Gating Control. When this bit is set, the input to port E will be gated to fixed value. When this bit is cleared, the input remains unaffected.	0

6.3.4 System Peripheral Clock Control Register (SPCCR)

This register provides the function of peripheral clock control for each peripheral module. When the peripheral module is in standby mode, the peripheral clock can be turned off to reduce more power consumption, thanks to the free running of the peripheral clock. To stop the peripheral clock, the peripheral module standby mode must be asserted first.

Bit	15	14	13	12	11	10	9	8
Bit Name	ADCCLK	-	UARTCLK	PPCLK	FIRCLK	SIRCLK	SCDICLK	KBCCLK
Initial Value	0	0	0	0	0	0	0	0
R/W	R/W	R	R/W	R/W	R/W	R/W	R/W	R/W
Bit	7	6	5	4	3	2	1	0
Bit Name	USBCLK	AFECLK	-	-	-	-	UCKOSC	AFEOSC
Initial Value	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R	R	R	R	R/W	R/W

Address: H'1000006

Bit	Description	Default
15	ADCCLK: A/D Controller Clock Control. When this bit is set, the A/D controller clock will be halted. The A/D controller clock will run normally after this bit is cleared. Note that this bit can be cleared only Twkst ms later, the UCKOSC bit has already been cleared.	0
14	Reserved	0
13	UARTCLK: UART Controller Clock Control. When this bit is set, the UART clock will be halted. The UART channel 0 clock will run normally after this bit is cleared. Note that this bit can be cleared only Twkst ms later, the UCKOSC bit has already been cleared.	0
12	PPCLK: Parallel Port Controller Clock Control. When this bit is set, the PP clock will be halted. The PP clock will run normally after this bit is cleared. Note that this bit can be cleared only Twkst ms later, the UCKOSC bit has already been cleared.	0

System Peripheral Clock Control Register (SPCCR) [cont'd]

	Default
e halted. cleared	0
e halted. cleared	0
l clock will his bit can is	0
ommand cleared. eady been	0
ill be halted. e cleared	0
interface eared. Note een	0
	0
tor/crystal . This bit e UCK as a	0
er this bit is locks that	0

Note: The parameter, Twkst = 15 ms.

Peripheral Clock Relationship Diagrams shows the working relationship among the clock source and generated peripheral clocks. It also indicates the sequence of turning off one peripheral clock without interfering the other peripheral clocks operation. For example, in Figure 6-1, If the bit **AFEOSC** is set, then peripheral clocks like AFE_clk and SCDI_clk will be halted because the source clock AFECK is halted. To stop the AFE_clk, users can set the bit **AFECLK** in the system peripheral clock control register (SPCCR). To turn on the AFE_clk again from the halted condition, just let the bit **AFECLK** be cleared, AFE_clk will then start to run.

Follow the steps below to save power consumption:

- 1. Set bits **AFECLK** and **SCDICLK** to turn off AFE_clk and SCDI_clk (under **SCDICKS**=0). This will reduce the power consumption of AFE and SCDI modules.
- 2. Even more power consumption can be saved on PLL1 if users set the bit AFEOSC.

Conversely, to make the peripheral clocks AFE_clk and SCDI_clk (under SCDICKS=0) to run from AFEOSC bit, which has been set, users are required to follow the steps described below:

- 1. Clear AFEOSC, then wait about \mathbf{t}_{PLL} ms to allow PLL1 operate normally.
- 2. Clear AFECLK and SCDICLK to open the clock gating.

After these two steps, the peripheral clocks will start to run normally.




Figure 6.1 AFECK Related Clock Diagram




Figure 6.2 UCK Related Clock Diagram

6.3.5 System Peripheral S/W Reset Control Register (SPSRCR)

The software reset of each peripheral module is an option when the peripheral module encounters functional failures after clearing the STANDBY mode of the module. These software reset bits need the clock from UCK oscillator to count the reset period, which means that the **UCKOSC** bit needs to be cleared first before setting these reset bits. Note that multiple bits can be set at the same time. But during the reset period, no other bits can be set until all the bits, which have been set, are cleared.

		15	14	13	12	11	10	9	8
Bit Name	S	SPORST	PS2SRT	-	ADCSRT	UARTSRT	-	SCDISRT	PPSRT
Initial Valu	ue ´	1	0	0	0	0	0	0	0
R/W	ŀ	२	R/W	R	R/W	R/W	R	R/W	R/W
Bit	7	,	6	5	4	3	2	1	0
Bit Name	ι	JSBSRT	PC0SRT	PC1SRT	AFESRT	TM0SRT	TM1SRT	IRDASRT	KBCSRT
Initial Valu	ue ()	0	0	0	0	0	0	0
R/W	F	R/W	R/W	R/W	R/W	R/w	R/W	R/W	R/W
Bit	Descri	iption							Default
15		ST: Syster	m Power-Or	Reset. Wh	en this bit is	s set, the syst	em power-	on reset is	1
	must v				in reset sta	te after H/W ter is readabl	reset. All R	W accesses	
14	must v on res	vait for this et state.	bit to clear	to zero. Not	in reset sta e this regis	te after H/W	reset. All R e during sys	W accesses	0
14	must w on reso PS2SF Contro	vait for this et state. RT: PS2 C Iller will be Iller registe	ontroller Sol reset. This	to zero. Not ftware Rese reset is equ	in reset sta e this regis t. When this ivalent to ha	te after H/Ŵ ter is readabl	reset. All R, e during sys e PS2 t. All the PS	W accesses stem power-	
14	must w on reso PS2SF Contro Contro	vait for this et state. RT: PS2 C Iller will be Iller registe earing.	ontroller Sol reset. This	to zero. Not ftware Rese reset is equ	in reset sta e this regis t. When this ivalent to ha	te after H/Ŵ ter is readabl s bit is set, th ardware rese	reset. All R, e during sys e PS2 t. All the PS	W accesses stem power-	
	Must w on reserved Contro Self-cle Reserved ADCS reset.	vait for this et state. RT: PS2 C iller will be iller registe earing. ved. RT: A/D C This reset	ontroller Sol reset. This ers are set to controller Sol is equivalen	to zero. Not itware Rese reset is equ b the reset d ftware Rese t to hardwal	in reset sta e this regis t. When this ivalent to hat lefault value t. When this re reset. All	te after H/Ŵ ter is readabl s bit is set, th ardware rese	reset. All R e during sys e PS2 t. All the PS the software e A/D contr roller regist	W accesses stem power- 52 e reset bit is oller will be	0 0 0 0
13 12	Must v on reservence PS2SF Contro Contro Self-cle Reservence ADCS reset. the rese UARTS	vait for this et state. RT: PS2 C aller will be bler registe earing. ved. RT: A/D C This reset set default SRT: UAR eset is equi	ontroller Sol reset. This ers are set to controller Sol is equivalen values. Note	to zero. Not itware Rese reset is equ to the reset of ftware Rese t to hardware t to hardware t to hardware software R software R	in reset sta te this regis t. When this ivalent to have lefault value t. When this re reset. All ftware rese teset. When t. All the U/	te after H/Ŵ ter is readabl s bit is set, th ardware rese es. Note that s bit is set, th the A/D cont t bit is self-clo n this bit is se ART registers	reset. All R/ e during system e PS2 t. All the PS the software e A/D contr roller registe earing. t, the UART	W accesses stem power- 52 e reset bit is oller will be ers are set to will be rese	0
	Must v on reservence PS2SF Contro Contro Self-cle Reservence ADCS reset. the rese UARTS	vait for this et state. RT: PS2 C iller will be uller registe earing. ved. RT: A/D C This reset set default SRT: UAR eset is equi t values. N	ontroller Sol reset. This ers are set to controller Sol is equivalen values. Note T Controller ivalent to ha	to zero. Not itware Rese reset is equ to the reset of ftware Rese t to hardware t to hardware t to hardware software R software R	in reset sta te this regis t. When this ivalent to have lefault value t. When this re reset. All ftware rese teset. When t. All the U/	te after H/Ŵ ter is readabl s bit is set, th ardware rese es. Note that s bit is set, th the A/D cont t bit is self-clo n this bit is se ART registers	reset. All R/ e during system e PS2 t. All the PS the software e A/D contr roller register earing. t, the UART	W accesses stem power- 52 e reset bit is oller will be ers are set to will be rese	0

Address: H'1000008

System Peripheral S/W Reset Control Register (SPSRCR) [cont'd]

Bit	Description	Default
8	PPSRT: Parallel Port Controller Software Reset. When this bit is set, the parallel port controller will be reset. This reset is equivalent to hardware reset. All the parallel port registers are set to the reset default values. Note that the software reset bit is self-clearing.	0
7	USBSRT: USB Controller Software Reset. When this bit is set, the USB will be reset. This reset is equivalent to hardware reset. All the USB registers are set to the reset default values. Note that the software reset bit is self-clearing.	0
6	PCOSRT: PCMCIA Channel 0 Controller Software Reset. When this bit is set, the PCMCIA channel 0 will be reset. This reset is equivalent to hardware reset. All the PCMCIA channel 0 registers are set to the reset default values. Note that the software reset bit is self-clearing.	0
5	PC1SRT: PCMCIA Channel 1 Controller Software Reset. When this bit is set, the PCMCIA channel 1 will be reset. This reset is equivalent to hardware reset. All the PCMCIA channel 1 registers are set to the reset default values. Note that the software reset bit is self-clearing.	0
4	AFESRT: AFE interface Controller Software Reset. When this bit is set, the AFE interface controller will be reset. This reset is equivalent to hardware reset. All the AFE interface registers are set to the reset default values. Note that the software reset bit is self-clearing.	0
3	TMOSRT: Timer Channel 0 Controller Software Reset. When this bit is set, the Timer channel 0 will be reset. This reset is equivalent to hardware reset. All the Timer channel 0 registers are set to the reset default values. Note that the software reset bit is self-clearing.	0
2	TM1SRT: Timer Channel 1 Controller Software Reset. When this bit is set, the Timer channel 1 will be reset. This reset is equivalent to hardware reset. All the Timer channel 1 registers are set to the reset default values. Note that the software reset bit is self-clearing.	0
1	IRDASRT: IrDA Controller Software Reset. When this bit is set, the IrDA controller will be reset. This reset is equivalent to hardware reset. All the IrDA registers are set to the reset default values. Note that the software reset bit is self-clearing.	0
0	KBCSRT: KBC Controller Software Reset. When this bit is set, the KBC controller will be reset. This reset is equivalent to hardware reset. All the KBC registers are set to the reset default values. Note that the software reset bit is self-clearing.	0

6.3.6 System PLL Control Register (SPLLCR)

This register provides the PLL control options.

Address: H'100000A

Bit		15	14	13	12	11	10	9	8
Bit Name)	-	-	-	-	-	-	-	-
Initial Va	lue	0	0	0	0	0	0	0	0
R/W		R	R	R	R	R	R	R	R
Bit		7	6	5	4	3	2	1	0
Bit Name)	-	-	PLL2SB	PLL1SB	-	-	PLL2BP	PLL1BP
Initial Va	lue	0	0	0	0	0	0	0	0
R/W		R	R	R/W	R/W	R	R	R/W	R/W
Bit 15 - 6		ription							Default
5	PLL2	SB: PLL2	Standby con cleared, the				tandby mod	le is enabled	0 I. 0
4			Standby con cleared, the				tandby mod	le is enabled	1. 0
3, 2	Rese	rved.							0
1	The o	clock input v	Bypass contr vill directly c When this b	onnect to cl	ock output, I	like the PLL	multiplier is	one. The	0
0	The o	clock input v	Bypass contr vill directly c I, the PLL1 b	onnect to cl	ock output, I	like the PLL			0

6.3.7 System Revision Register (SRR)

This register records the revision number of the controller, which is read only. The revision number is presented with **mj.mi**. The **mj[7:0]** stands for the major change number and its value is the content of the register's high byte. The **mi[7:0]** stands for the minor change number, and its value is the content of the register's low byte. For this version, the major change number is **1**, and the minor change number is **0**.

Bit	15	14	13	12	11	10	9	8
Bit Name	mj7	mj6	mj5	mj4	mj3	mj2	mj1	mj0
Initial Valu	e 0	0	0	0	0	0	0	1
R/W	R	R	R	R	R	R	R	R
Bit	7	6	5	4	3	2	1	0
Bit Name	mi7	mi6	mi5	mi4	mi3	mi2	mi1	mi0
Initial Valu	e 0	0	0	0	0	0	0	0
R/W	R	R	R	R	R	R	R	R
Bit I	Descriptio	n						Default
15 - 8 r	n j[7:0]: Th	is number is	the major ch	ange numb	er of revisior	1		1
7-0 r	ni[7:0]: Th	is number is	the minor ch	ange numb	er of revisior).		0

Address: H'1000000C

6.3.8 System Device ID Register (SDID)

Address: H'10000010

This register stands for the chip ID. The value of this chip is 0x8122 and it is read only.

6.4 System Hardware Reset Timing

HD64465 provides the system hardware reset function to control SH-4/SH-3 CPU power-on reset or manual reset. In Figure 6-3, it shows that two input signals on HD64465, RESETMI# and RESETPI#, which control the manual reset and power-on reset respectively. The other signals, RESETPO# and RESETMO#, are the output signals connected to SH-4/SH-3 CPU for power-on reset and manual reset. AFECK must be input to enable this function.




Figure 6.3 System Hardware Reset Related Pins

6.4.1 Power-On Reset Output

When RESETPI# is asserted, it means the power-on reset has occurred. The power-on reset signal output from HD64465, RESETPO#, is connected to CPU power-on reset input. The related timing is illustrated in Fig 6-4.




Figure 6.4 Power-On Reset Diagram, tPORST=10ms

Rev. 3.0, 03/01, page 65 of 390

6.4.2 Manual Reset Output

When RESETMI# is asserted, it means the manual reset is occurred. The manual reset signal from HD64465, RESETMO#, is connected to CPU manual reset input. For SH-4 and SH-3 CPU, the manual reset mechanism is different. Figure 6-5 shows the manual reset timing for SH-4 CPU and Figure 6-6 shows the manual reset timing for SH-3 CPU.



Figure 6.5 SH4 Manual Reset Diagram, tM2PS=tM2PH=80ns, tMARST=10ms




Figure 6.6 SH3 Manual Reset Diagram, tMARST=10ms

CAUTION

HD64465 dosen't have manual reset function for itself. Please be sure that manual reset will not initialize any register in HD64465.

Section 7 General Purpose I/O Port

7.1 Overview

The HD64465 incorporates five general purpose 8-bit I/O ports (Port A, Port B, Port C, Port D and Port E). As shown in the **Table 7-1** below, the port pins are multiplexed with other functions, which are controlled by Port Control Registers (**GPxCR x: A,B,C,D,E**). Each port contains a 8-bit data register (**GPxDR x: A,B,C,D,E**) which reflects the data of the pins. Each I/O port pin has a pull-up MOS, which can be controlled by the Port Control Register to determine whether this pin will be pulled up or not. The Interrupt Control Registers (**GPxICR x: A,B,C,D,E**) are provided to individually control each pin which can be enabled or disabled to generate an Interrupt signal. The interrupt events type can also be selected through the Interrupt Control Registers (**GPxICR x: A,B,C,D,E**) to determine which edge (falling edge or rising edge) will generate an interrupt. As interrupt events occur at any GPIO pin, the Interrupt Status Registers (**GPxISR x: A,B,C,D,E**) can record the occurring interrupt events, which can be read by system. The interrupt is ended by writing '1' to the corresponding bit of the Interrupt Status Register, and the interrupt status is then cleared.

7.1.1 Features

- Input pull-up on/off control
- Interrupt events can be independently enabled or masked on each I/O pin
- Interrupt events can be independently selected as rising or falling edge trigger
- Function multiplex with AFE, KBC and TIMER control signals
- Support power down mode which is controlled by software

Table 7.1 The List of I/O Port Pin Function Configurations

Port	Function 1	Function 2
A	PA7 I/O (port)	Reserved
A	PA6 I/O (port)	Reserved
A	PA5 I/O (port)	Reserved
A	PA4 I/O (port)	Reserved
A	PA3 I/O (port)	Reserved
A	PA2 I/O (port)	Reserved
A	PA1 I/O (port)	Reserved
A	PA0 I/O (port)	Reserved

B PB7 I/O (port) Reserved B PB6 I/O (port) Reserved B PB5 I/O (port) KBC RESUME# (KBC) B PB3 I/O (port) Reserved B PB1 I/O (port) Reserved C PC7 I/O (port) Reserved C PC7 I/O (port) Reserved C PC6 I/O (port) Reserved C PC5 I/O (port) Reserved C PC3 I/O (port) Reserved C PC1 I/O (port) Reserved C PC0 I/O (port) Reserved D PD6 I/O (port) Reserved D PD5 I/O (port) Reserved D PD5 I/O (port) Reserved <t< th=""><th>Port</th><th>Function 1</th><th>Function 2</th></t<>	Port	Function 1	Function 2
B PB5 I/O (port) KBC RESUME# (KBC) B PB4 I/O (port) KBC WAKEUP# (KBC) B PB3 I/O (port) Reserved B PB1 I/O (port) Reserved B PB1 I/O (port) TMO1# (Timer) B PB0 I/O (port) TMO0# (Timer) C PC7 I/O (port) Reserved C PC6 I/O (port) Reserved C PC5 I/O (port) Reserved C PC4 I/O (port) Reserved C PC3 I/O (port) Reserved C PC2 I/O (port) Reserved C PC1 I/O (port) Reserved C PC1 I/O (port) Reserved C PC1 I/O (port) Reserved D PD7 I/O (port) Reserved D PD6 I/O (port) Reserved D PD5 I/O (port) Reserved D PD1 I/O (port) Reserved D PD1 I/O (port) Reserved D PD1 I/O (port) Reserved	В	PB7 I/O (port)	Reserved
BPB4 I/O (port)KBC WAKEUP# (KBC)BPB3 I/O (port)ReservedBPB1 I/O (port)TMO1# (Timer)BPB0 I/O (port)TMO0# (Timer)CPC7 I/O (port)ReservedCPC6 I/O (port)ReservedCPC5 I/O (port)ReservedCPC3 I/O (port)ReservedCPC3 I/O (port)ReservedCPC3 I/O (port)ReservedCPC3 I/O (port)ReservedCPC3 I/O (port)ReservedCPC1 I/O (port)ReservedCPC1 I/O (port)ReservedCPC1 I/O (port)ReservedDPD7 I/O (port)ReservedDPD6 I/O (port)ReservedDPD5 I/O (port)ReservedDPD1 I/O (port)ReservedEPE6 I/O (port)ReservedEPE1 I/O (port)ReservedEPE3 I/O (port)ReservedEPE3 I/O (port)ReservedEPE3 I/O (port)ReservedEPE3 I/O (port)ReservedEPE3 I/O (port)ReservedEPE3 I/O (port)ReservedE <td>В</td> <td>PB6 I/O (port)</td> <td>Reserved</td>	В	PB6 I/O (port)	Reserved
B PB3 I/O (port) Reserved B PB2 I/O (port) TMO1# (Timer) B PB1 I/O (port) TMO0# (Timer) C PC7 I/O (port) Reserved C PC6 I/O (port) Reserved C PC5 I/O (port) Reserved C PC4 I/O (port) Reserved C PC3 I/O (port) Reserved C PC1 I/O (port) Reserved C PC2 I/O (port) Reserved C PC1 I/O (port) Reserved D PD1 I/O (port) Reserved D PD5 I/O (port) Reserved D PD4 I/O (port) Reserved D PD3 I/O (port) Reserved D PD1 I/O (port) Reserved D PD1 I/O (port) Reserved D PD1 I/O (port) Reserved <	В	PB5 I/O (port)	KBC RESUME# (KBC)
B PB2 I/O (port) Reserved B PB1 I/O (port) TMO1# (Timer) B PB0 I/O (port) TMO0# (Timer) C PC7 I/O (port) Reserved C PC6 I/O (port) Reserved C PC5 I/O (port) Reserved C PC4 I/O (port) Reserved C PC3 I/O (port) Reserved C PC1 I/O (port) Reserved C PC1 I/O (port) Reserved D PD1 I/O (port) Reserved D PD5 I/O (port) Reserved D PD4 I/O (port) Reserved D PD3 I/O (port) Reserved D PD1 I/O (port) Reserved D PD1 I/O (port) Reserved D PD1 I/O (port) Reserved E PE6 I/O (port) Reserved <	В	PB4 I/O (port)	KBC WAKEUP# (KBC)
BPB1 I/O (port)TMO1# (Timer)BPB0 I/O (port)TMO0# (Timer)CPC7 I/O (port)ReservedCPC6 I/O (port)ReservedCPC5 I/O (port)ReservedCPC4 I/O (port)ReservedCPC3 I/O (port)ReservedCPC3 I/O (port)ReservedCPC2 I/O (port)ReservedCPC1 I/O (port)ReservedCPC1 I/O (port)ReservedCPC1 I/O (port)ReservedCPC0 I/O (port)ReservedDPD7 I/O (port)ReservedDPD5 I/O (port)ReservedDPD5 I/O (port)ReservedDPD4 I/O (port)ReservedDPD3 I/O (port)ReservedDPD1 I/O (port)ReservedDPD1 I/O (port)ReservedDPD1 I/O (port)ReservedDPD1 I/O (port)ReservedEPE3 I/O (port)ReservedEPE4 I/O (port)ReservedEPE5 I/O (port)ReservedEPE3	В	PB3 I/O (port)	Reserved
BPB0 I/O (port)TMO0# (Timer)CPC7 I/O (port)ReservedCPC6 I/O (port)ReservedCPC5 I/O (port)ReservedCPC4 I/O (port)ReservedCPC3 I/O (port)ReservedCPC2 I/O (port)ReservedCPC1 I/O (port)ReservedCPC1 I/O (port)ReservedCPC1 I/O (port)ReservedCPC1 I/O (port)ReservedDPD1 I/O (port)ReservedDPD5 I/O (port)ReservedDPD5 I/O (port)ReservedDPD4 I/O (port)ReservedDPD3 I/O (port)ReservedDPD3 I/O (port)ReservedDPD1 I/O (port)ReservedDPD1 I/O (port)ReservedDPD1 I/O (port)ReservedDPD1 I/O (port)ReservedEPE7 I/O (port)ReservedEPE5 I/O (port)ReservedEPE5 I/O (port)ReservedEPE3 I/O (В	PB2 I/O (port)	Reserved
CPC7 I/O (port)ReservedCPC6 I/O (port)ReservedCPC5 I/O (port)ReservedCPC4 I/O (port)ReservedCPC3 I/O (port)ReservedCPC2 I/O (port)ReservedCPC1 I/O (port)ReservedCPC1 I/O (port)ReservedCPC1 I/O (port)ReservedDPD7 I/O (port)ReservedDPD6 I/O (port)ReservedDPD5 I/O (port)ReservedDPD5 I/O (port)ReservedDPD3 I/O (port)ReservedDPD1 I/O (port)ReservedDPD1 I/O (port)ReservedDPD1 I/O (port)ReservedDPD1 I/O (port)ReservedEPE7 I/O (port)ReservedEPE5 I/O (port)ReservedEPE3 I/O (port)	В	PB1 I/O (port)	TMO1# (Timer)
CPC6 I/O (port)ReservedCPC5 I/O (port)ReservedCPC4 I/O (port)ReservedCPC3 I/O (port)ReservedCPC2 I/O (port)ReservedCPC1 I/O (port)ReservedCPC0 I/O (port)ReservedDPD7 I/O (port)ReservedDPD6 I/O (port)ReservedDPD5 I/O (port)ReservedDPD5 I/O (port)ReservedDPD4 I/O (port)ReservedDPD1 I/O (port)ReservedDPD2 I/O (port)ReservedDPD4 I/O (port)ReservedDPD1 I/O (port)ReservedDPD1 I/O (port)ReservedDPD1 I/O (port)ReservedEPE6 I/O (port)ReservedEPE5 I/O (port)ReservedEPE5 I/O (port)ReservedEPE3 I/O (port)ReservedEPE1 I/O (port)ReservedEPE1 I/O (port)Reserved	В	PB0 I/O (port)	TMO0# (Timer)
CPC5 I/O (port)ReservedCPC4 I/O (port)ReservedCPC3 I/O (port)ReservedCPC2 I/O (port)ReservedCPC1 I/O (port)ReservedCPC0 I/O (port)ReservedDPD7 I/O (port)ReservedDPD6 I/O (port)ReservedDPD5 I/O (port)ReservedDPD5 I/O (port)ReservedDPD5 I/O (port)ReservedDPD4 I/O (port)ReservedDPD1 I/O (port)ReservedDPD2 I/O (port)ReservedDPD1 I/O (port)ReservedDPD1 I/O (port)ReservedDPD1 I/O (port)ReservedEPE7 I/O (port)ReservedEPE6 I/O (port)ReservedEPE6 I/O (port)ReservedEPE3 I/O (port)ReservedEPE1 I/O (port)ReservedEPE1 I/O (port)Reserved	С	PC7 I/O (port)	Reserved
CPC4 I/O (port)ReservedCPC3 I/O (port)ReservedCPC2 I/O (port)ReservedCPC1 I/O (port)ReservedCPC0 I/O (port)ReservedDPD7 I/O (port)ReservedDPD6 I/O (port)ReservedDPD5 I/O (port)ReservedDPD4 I/O (port)ReservedDPD4 I/O (port)ReservedDPD4 I/O (port)ReservedDPD4 I/O (port)ReservedDPD1 I/O (port)ReservedDPD2 I/O (port)ReservedDPD1 I/O (port)ReservedDPD1 I/O (port)ReservedEPE7 I/O (port)ReservedEPE6 I/O (port)ReservedEPE5 I/O (port)ReservedEPE3 I/O (port)ReservedEPE3 I/O (port)ReservedEPE3 I/O (port)ReservedEPE3 I/O (port)ReservedEPE3 I/O (port)ReservedEPE1 I/O (port)ReservedEPE1 I/O (port)ReservedEPE1 I/O (port)Reserved	С	PC6 I/O (port)	Reserved
CPC3 I/O (port)ReservedCPC2 I/O (port)ReservedCPC1 I/O (port)ReservedCPC0 I/O (port)ReservedDPD7 I/O (port)ReservedDPD5 I/O (port)ReservedDPD5 I/O (port)ReservedDPD4 I/O (port)ReservedDPD3 I/O (port)ReservedDPD1 I/O (port)ReservedDPD2 I/O (port)ReservedDPD1 I/O (port)ReservedDPD1 I/O (port)ReservedEPE7 I/O (port)ReservedEPE6 I/O (port)ReservedEPE5 I/O (port)ReservedEPE3 I/O (port)ReservedEPE3 I/O (port)ReservedEPE3 I/O (port)ReservedEPE3 I/O (port)ReservedEPE3 I/O (port)ReservedEPE3 I/O (port)ReservedEPE1 I/O (port)ReservedEPE1 I/O (port)ReservedEPE1 I/O (port)Reserved	С	PC5 I/O (port)	Reserved
CPC2 I/O (port)ReservedCPC1 I/O (port)ReservedCPC0 I/O (port)ReservedDPD7 I/O (port)ReservedDPD6 I/O (port)ReservedDPD5 I/O (port)ReservedDPD4 I/O (port)ReservedDPD3 I/O (port)ReservedDPD1 I/O (port)ReservedDPD2 I/O (port)ReservedDPD1 I/O (port)ReservedDPD1 I/O (port)ReservedDPD1 I/O (port)ReservedEPE7 I/O (port)ReservedEPE5 I/O (port)ReservedEPE5 I/O (port)ReservedEPE3 I/O (port)ReservedEPE3 I/O (port)ReservedEPE3 I/O (port)ReservedEPE3 I/O (port)ReservedEPE3 I/O (port)ReservedEPE1 I/O (port)ReservedEPE1 I/O (port)Reserved	С	PC4 I/O (port)	Reserved
CPC1 I/O (port)ReservedCPC0 I/O (port)ReservedDPD7 I/O (port)ReservedDPD6 I/O (port)ReservedDPD5 I/O (port)ReservedDPD4 I/O (port)ReservedDPD3 I/O (port)ReservedDPD2 I/O (port)ReservedDPD1 I/O (port)ReservedDPD1 I/O (port)ReservedDPD1 I/O (port)ReservedEPE7 I/O (port)ReservedEPE6 I/O (port)ReservedEPE5 I/O (port)ReservedEPE3 I/O (port)ReservedEPE1 I/O (port)ReservedEPE1 I/O (port)ReservedEPE1 I/O (port)ReservedEPE1 I/O (port)Reserved	С	PC3 I/O (port)	Reserved
CPC0 I/O (port)ReservedDPD7 I/O (port)ReservedDPD6 I/O (port)ReservedDPD5 I/O (port)ReservedDPD4 I/O (port)ReservedDPD3 I/O (port)ReservedDPD3 I/O (port)ReservedDPD2 I/O (port)ReservedDPD1 I/O (port)ReservedDPD1 I/O (port)ReservedEPE7 I/O (port)ReservedEPE6 I/O (port)ReservedEPE5 I/O (port)ReservedEPE5 I/O (port)ReservedEPE3 I/O (port)ReservedEPE3 I/O (port)ReservedEPE3 I/O (port)ReservedEPE3 I/O (port)ReservedEPE3 I/O (port)ReservedEPE3 I/O (port)ReservedEPE1 I/O (port)ReservedEPE1 I/O (port)Reserved	С	PC2 I/O (port)	Reserved
DPD7 I/O (port)ReservedDPD6 I/O (port)ReservedDPD5 I/O (port)ReservedDPD4 I/O (port)ReservedDPD3 I/O (port)ReservedDPD2 I/O (port)ReservedDPD1 I/O (port)ReservedDPD1 I/O (port)ReservedDPD1 I/O (port)ReservedEPE7 I/O (port)ReservedEPE6 I/O (port)ReservedEPE5 I/O (port)ReservedEPE3 I/O (port)ReservedEPE3 I/O (port)ReservedEPE3 I/O (port)ReservedEPE1 I/O (port)ReservedEPE1 I/O (port)Reserved	С	PC1 I/O (port)	Reserved
DPD6 I/O (port)ReservedDPD5 I/O (port)ReservedDPD4 I/O (port)ReservedDPD3 I/O (port)ReservedDPD2 I/O (port)ReservedDPD1 I/O (port)ReservedDPD1 I/O (port)ReservedEPE7 I/O (port)ReservedEPE6 I/O (port)ReservedEPE4 I/O (port)ReservedEPE3 I/O (port)ReservedEPE4 I/O (port)ReservedEPE3 I/O (port)ReservedEPE3 I/O (port)ReservedEPE1 I/O (port)ReservedEPE1 I/O (port)ReservedEPE1 I/O (port)ReservedEPE1 I/O (port)Reserved	С	PC0 I/O (port)	Reserved
DPD5 I/O (port)ReservedDPD4 I/O (port)ReservedDPD3 I/O (port)ReservedDPD2 I/O (port)ReservedDPD1 I/O (port)ReservedDPD0 I/O (port)ReservedEPE7 I/O (port)ReservedEPE6 I/O (port)ReservedEPE5 I/O (port)ReservedEPE4 I/O (port)ReservedEPE4 I/O (port)ReservedEPE3 I/O (port)ReservedEPE3 I/O (port)ReservedEPE1 I/O (port)ReservedEPE1 I/O (port)ReservedEPE1 I/O (port)Reserved	D	PD7 I/O (port)	Reserved
DPD4 I/O (port)ReservedDPD3 I/O (port)ReservedDPD2 I/O (port)ReservedDPD1 I/O (port)ReservedDPD0 I/O (port)ReservedEPE7 I/O (port)ReservedEPE6 I/O (port)ReservedEPE5 I/O (port)ReservedEPE4 I/O (port)ReservedEPE3 I/O (port)ReservedEPE3 I/O (port)ReservedEPE1 I/O (port)ReservedEPE1 I/O (port)Reserved	D	PD6 I/O (port)	Reserved
DPD3 I/O (port)ReservedDPD2 I/O (port)ReservedDPD1 I/O (port)ReservedDPD0 I/O (port)ReservedEPE7 I/O (port)ReservedEPE6 I/O (port)ReservedEPE5 I/O (port)ReservedEPE4 I/O (port)ReservedEPE3 I/O (port)ReservedEPE3 I/O (port)ReservedEPE1 I/O (port)Reserved	D	PD5 I/O (port)	Reserved
DPD2 I/O (port)ReservedDPD1 I/O (port)ReservedDPD0 I/O (port)ReservedEPE7 I/O (port)ReservedEPE6 I/O (port)ReservedEPE5 I/O (port)ReservedEPE4 I/O (port)ReservedEPE3 I/O (port)ReservedEPE3 I/O (port)ReservedEPE1 I/O (port)Reserved	D	PD4 I/O (port)	Reserved
DPD1 I/O (port)ReservedDPD0 I/O (port)ReservedEPE7 I/O (port)ReservedEPE6 I/O (port)ReservedEPE5 I/O (port)ReservedEPE4 I/O (port)ReservedEPE3 I/O (port)ReservedEPE3 I/O (port)ReservedEPE1 I/O (port)Reserved	D	PD3 I/O (port)	Reserved
DPD0 I/O (port)ReservedEPE7 I/O (port)ReservedEPE6 I/O (port)ReservedEPE5 I/O (port)ReservedEPE4 I/O (port)ReservedEPE3 I/O (port)ReservedEPE2 I/O (port)ReservedEPE1 I/O (port)Reserved	D	PD2 I/O (port)	Reserved
EPE7 I/O (port)ReservedEPE6 I/O (port)ReservedEPE5 I/O (port)ReservedEPE4 I/O (port)ReservedEPE3 I/O (port)ReservedEPE2 I/O (port)ReservedEPE1 I/O (port)Reserved	D	PD1 I/O (port)	Reserved
EPE6 I/O (port)ReservedEPE5 I/O (port)ReservedEPE4 I/O (port)ReservedEPE3 I/O (port)ReservedEPE2 I/O (port)ReservedEPE1 I/O (port)Reserved	D	PD0 I/O (port)	Reserved
EPE5 I/O (port)ReservedEPE4 I/O (port)ReservedEPE3 I/O (port)ReservedEPE2 I/O (port)ReservedEPE1 I/O (port)Reserved	E	PE7 I/O (port)	Reserved
EPE4 I/O (port)ReservedEPE3 I/O (port)ReservedEPE2 I/O (port)ReservedEPE1 I/O (port)Reserved	E	PE6 I/O (port)	Reserved
EPE3 I/O (port)ReservedEPE2 I/O (port)ReservedEPE1 I/O (port)Reserved	E	PE5 I/O (port)	Reserved
EPE2 I/O (port)ReservedEPE1 I/O (port)Reserved	E	PE4 I/O (port)	Reserved
E PE1 I/O (port) Reserved	E	PE3 I/O (port)	Reserved
	E	PE2 I/O (port)	Reserved
E PE0 I/O (port) Reserved	E	PE1 I/O (port)	Reserved
	E	PE0 I/O (port)	Reserved

Table 7.1 The List of I/O Port Pin Function Configurations(cont'd)

7.2 Register Configuration

Each I/O Port consists of four registers: Port Control Register, Port Data Register, Interrupt Control Register and Interrupt Status Register. Table 7-2 below summarizes the port address configuration of each register.


Name	Abbr.	R/W	Initial Value	Address	Register Size	Access Size
Port A Control Register	GPACR	R/W	H'FFFF	H'10004000	16	16
Port B Control Register	GPBCR	R/W	H'FFFF	H'10004002	16	16
Port C Control Register	GPCCR	R/W	H'FFFF	H'10004004	16	16
Port D Control Register	GPDCR	R/W	H'FFFF	H'10004006	16	16
Port E Control Register	GPECR	R/W	H'FFFF	H'10004008	16	16
Port A Data Register	GPADR	R/W	-	H'10004010	8	16
Port B Data Register	GPBDR	R/W	-	H'10004012	8	16
Port C Data Register	GPCDR	R/W	-	H'10004014	8	16
Port D Data Register	GPDDR	R/W	-	H'10004016	8	16
Port E Data Register	GPEDR	R/W	-	H'10004018	8	16
Port A Interrupt Control Register	GPAICR	R/W	H'0000	H'10004020	16	16
Port B Interrupt Control Register	GPBICR	R/W	H'0000	H'10004022	16	16
Port C Interrupt Control Register	GPCICR	R/W	H'0000	H'10004024	16	16
Port D Interrupt Control Register	GPDICR	R/W	H'0000	H'10004026	16	16
Port E Interrupt Control Register	GPEICR	R/W	H'0000	H'10004028	16	16
Port A Interrupt Status Register	GPAISR	R	H'0000	H'10004040	8	16
Port B Interrupt Status Register	GPBISR	R	H'0000	H'10004042	8	16
Port C Interrupt Status Register	GPCISR	R	H'0000	H'10004044	8	16
Port D Interrupt Status Register	GPDISR	R	H'0000	H'10004046	8	16
Port E Interrupt Status Register	GPEISR	R	H'0000	H'10004048	8	16

Table 7.2 The List of Register Configurations

7.3 **Register Descriptions**

All ports are 8-bit input/output ports with the pin configuration shown in **Figure 7-1** below. Each pin contains an input pull-up MOS, which is controlled by its I/O Control Register (**GPxCR x:A,B,C,D,E**).

Port X		
	\Leftrightarrow PX ₇ (input / output) / Function 2	
	\Leftrightarrow PX ₆ (input / output) / Function 2	
	\Leftrightarrow PX ₅ (input / output) / Function 2	
	\Leftrightarrow PX ₄ (input / output) / Function 2	
	\Leftrightarrow PX ₃ (input / output) / Function 2	
	\Leftrightarrow PX ₂ (input / output) / Function 2	
	\Leftrightarrow PX ₁ (input / output) / Function 2	
	\Leftrightarrow PX ₀ (input / output) / Function 2	
		(X:A or B or C or D or E)



7.3.1 Port Data Register

GPADR -- Address: H'10004010

Bit	7	6	5	4	3	2	1	0
Bit Name	PA7DT	PA6DT	PA5DT	PA4DT	PA3DT	PA2DT	PA1DT	PA0DT
Initial Value	-	-	-	-	-	-	-	-
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

GPBDR -- Address: H'10004012

Bit	7	6	5	4	3	2	1	0
Bit Name	PB7DT	PB6DT	PB5DT	PB4DT	PB3DT	PB2DT	PB1DT	PB0DT
Initial Value	-	-	-	-	-	-	-	-
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Rev. 3.0, 03/01, page 70 of 390

Bit	7	6	5	4	3	2	1	0
Bit Name	PC7DT	PC6DT	PC5DT	PC4DT	PC3DT	PC2DT	PC1DT	PC0DT
Initial Value	-	-	-	-	-	-	-	-
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
GPDDR A	ddress: H	10004016						
Bit	7	6	5	4	3	2	1	0
Bit Name	PD7DT	PD6DT	PD5DT	PD4DT	PD3DT	PD2DT	PD1DT	PD0DT
Initial Value	-	-	-	-	-	-	-	-
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
GPEDR A	ddress: H'	10004018						
Bit	7	6	5	4	3	2	1	0
Bit Name	PE7DT	PE6DT	PE5DT	PE4DT	PE3DT	PE2DT	PE1DT	PE0DT
Initial Value	-	-	-	-	-	-	-	-
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

GPCDR -- Address: H'10004014

The Port Data register (**GPxDR x: A,B,C,D,E**) is an 8-bit register. When the pin function is set to be a general output port, the value of the **PxnDT**(**x: A,B,C,D,E n: 7~0**) bit is directly output to its corresponding pin. When the pin function is set to be a general input port, the pin level status can be detected by reading the corresponding register bit. Please refer to **Table 7-3** on page 65 for the read/write operation in regards to its setting functions.

7.3.2 Port Control Register

Bit	15	14	13	12	11	10	9	8
Bit Name	PA7MD1	PA7MD0	PA6MD1	PA6MD0	PA5MD1	PA5MD0	PA4MD1	PA4MD0
Initial Value	1	1	1	1	1	1	1	1
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	7	6	5	4	3	2	1	0
Bit Name	PA3MD1	PA3MD0	PA2MD1	PA2MD0	PA1MD1	PA1MD0	PA0MD1	PA0MD0
Initial Value	1	1	1	1	1	1	1	1
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
GPBCR A	ddress: H'	10004002						
Bit	15	14	13	12	11	10	9	8
Bit Name	PB7MD1	PB7MD0	PB6MD1	PB6MD0	PB5MD1	PB5MD0	PB4MD1	PB4MD0
Initial Value	1	1	1	1	1	1	1	1
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	7	6	5	4	3	2	1	0
Bit Name	PB3MD1	PB3MD0	PB2MD1	PB2MD0	PB1MD1	PB1MD0	PB0MD1	PB0MD0

GPACR -- Address: H'10004000

Initial Value 1 1	1	1	1	1	1	1
			•	1	I	1
R/W R/W R/W	R/W	R/W	R/W	R/W	R/W	R/W

GPCCR -- Address: H'10004004

Bit	15	14	13	12	11	10	9	8
Bit Name	PC7MD1	PC7MD0	PC6MD1	PC6MD0	PC5MD1	PC5MD0	PC4MD1	PC4MD0
Initial Value	1	1	1	1	1	1	1	1
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	7	6	5	4	3	2	1	0
Bit Name	PC3MD1	PC3MD0	PC2MD1	PC2MD0	PC1MD1	PC1MD0	PC0MD1	PC0MD0
Initial Value	1	1	1	1	1	1	1	1
-	R/W							

Bit	15	14	13	12	11	10	9	8
Bit Name	PD7MD1	PD7MD0	PD6MD1	PD6MD0	PD5MD1	PD5MD0	PD4MD1	PD4MD0
Initial Value	1	1	1	1	1	1	1	1
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	7	6	5	4	3	2	1	0
Bit Name	PD3MD1	PD3MD0	PD2MD1	PD2MD0	PD1MD1	PD1MD0	PD0MD1	PB0MD0
Initial Value	1	1	1	1	1	1	1	1
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
GPECR Ad Bit	dress: H'l	14	13	12	11	10	•	
Bit Name	PE7MD1					10	9	8
		PE7MD0	PE6MD1	PE6MD0	PE5MD1	PE5MD0	9 PE4MD1	8 PE4MD0
Initial Value	1	PE7MD0 1	PE6MD1 1	PE6MD0 1			-	-
Initial Value R/W					PE5MD1	PE5MD0	PE4MD1	PE4MD0
	1	1	1	1	PE5MD1 1	PE5MD0 1	PE4MD1 1	PE4MD0 1
	1	1	1	1	PE5MD1 1	PE5MD0 1	PE4MD1 1	PE4MD0 1
R/W	1 R/W	1 R/W	1 R/W	1 R/W	PE5MD1 1 R/W	PE5MD0 1 R/W	PE4MD1 1 R/W	PE4MD0 1 R/W
R/W Bit	1 R/W 7	1 R/W 6	1 R/W 5	1 R/W 4	PE5MD1 1 R/W 3	PE5MD0 1 R/W 2	PE4MD1 1 R/W 1	PE4MD0 1 R/W 0

GPDCR -- Address: H'10004006

The register is used to control the functions of each I/O port pin. Control bits of MD0 and MD1 are defined in **Table 7-3**.

Table 7.3	Control Bits Definition of the Port x Control Register and Its Relevant
	READ/WRITE Operation of Port Data Register

PxnMD1	PxnMD0	Pin Status	READ	WRITE			
0	0	Function 2	Pin status	Can write to GPxDR, but has no effect on pin status.			
	1	Output	Pin Status	Value written to GPxDR is output to pin.			
1	0	Input	Pin status	Can write to GPxDR, but has no effect			
		(Pull-up MOS on)		on pin status.			
	1	Input	Pin status	Can write to GPxDR, but has no effect			
		(Pull-up MOS off)		on pin status.			

7.3.3 Port Interrupt Control Register

This register is used to enable or disable to generate the interrupt request when an interrupt event is triggered on each I/O port pin. An interrupt request is generated when an interrupt event is triggered and its corresponding register bit is set to "1". But the Interrupt request will not be generated if its corresponding control register bit is "0," despite that the interrupt event is triggered. This register can independently select the trigger edge of the interrupt events on each I/O port pin.

Bit	15	14	13	12	11	10	9	8
Bit Name	PA7TS	PA6TS	PA5TS	PA4TS	PA3TS	PA2TS	PA1TS	PA0TS
Initial Value	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	7	6	5	4	3	2	1	0
Bit Bit Name	7 PA7IM	6 PA6IM	5 PA5IM	4 PA4IM	3 PA3IM	2 PA2IM	1 PA1IM	0 PA0IM
	-	-	-	-	-	_	-	-
Bit Name	PA7IM	PA6IM	PA5IM	PA4IM	PA3IM	_	-	PA0IM

GPAICR -- Address: H'10004020

GPBICR -- Address: H'10004022

Bit	15	14	13	12	11	10	9	8
Bit Name	PB7TS	PB6TS	PB5TS	PB4TS	PB3TS	PB2TS	PB1TS	PB0TS
Initial Value	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	7	6	5	4	3	2	1	0
Bit Bit Name	7 PB7IM	6 PB6IM	5 PB5IM	4 PB4IM	3 PB3IM	2 PB2IM	1 PB1IM	0 PB0IM
	-	-	•		•		•	-

GPCICR -- Address: H'10004024

Bit	15	14	13	12	11	10	9	8
Bit Name	PC7TS	PC6TS	PC5TS	PC4TS	PC3TS	PC2TS	PC1TS	PC0TS
Initial Value	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Rev. 3.0, 03/01, page 74 of 390

Bit	7	6	5	4	3	2	1	0
Bit Name	PC7IM	PC6IM	PC5IM	PC4IM	PC3IM	PC2IM	PC1IM	PC0IM
Initial Value	1	1	1	1	1	1	1	1
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
GPDICR A	Address: H	I'1000402¢	6					
Bit	15	14	13	12	11	10	9	8
Bit Name	PD7TS	PD6TS	PD5TS	PD4TS	PD3TS	PD2TS	PD1TS	PD0TS
Initial Value	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	7	6	5	4	3	2	1	0
Bit Name	PD7IM	PD6IM	PD5IM	PD4IM	PD3IM	PD2IM	PD1IM	PD0IM
Initial Value	1	1	1	1	1	1	1	1
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
GPEICR: A	ddress• H'	1000/028						
		10004020						
Bit	15	14	13	12	11	10	9	8
			13 PE5TS	12 PE4TS	11 PE3TS	10 PE2TS	9 PE1TS	-
Bit Name	15	14					-	-
Bit Bit Name Initial Value R/W	15 PE7TS	14 PE6TS	PE5TS	PE4TS	PE3TS	PE2TS	PE1TS	PEOTS
Bit Name Initial Value	15 PE7TS 0	14 PE6TS 0	PE5TS 0	PE4TS 0	PE3TS 0	PE2TS 0	PE1TS 0	PE0TS 0
Bit Name Initial Value R/W	15 PE7TS 0 R/W	14 PE6TS 0 R/W	PE5TS 0 R/W	PE4TS 0 R/W	PE3TS 0 R/W	PE2TS 0 R/W	PE1TS 0 R/W	PE0TS 0 R/W 0
Bit Name Initial Value R/W Bit	15 PE7TS 0 R/W 7	14 PE6TS 0 R/W 6	PE5TS 0 R/W 5	PE4TS 0 R/W 4	PE3TS 0 R/W 3	PE2TS 0 R/W 2	PE1TS 0 R/W 1	PE0TS 0 R/W

GPCICR -- Address: H'10004024 (cont'd)

PxnTS: Port x Bit n interrupt trigger select

= 0: select falling edge trigger

= 1: select rising edge trigger

- PxnIM: Port x Bit n interrupt mask
 - = 0: interrupt is enabled

= 1: interrupt is masked

7.3.4 Port Interrupt Status Register

GPAISR -- Address: H'10004040

Bit	7	6	5	4	3	2	1	0					
Bit Name	PA7ISR	PA6ISR	PA5ISR	PA4ISR	PA3ISR	PA2ISR	PA1ISR	PA0ISR					
Initial Value	0	0	0	0	0	0	0	0					
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W					
GPBISR Address: H'10004042													
Bit	7	6	5	4	3	2	1	0					
Bit Name	PB7ISR	PB6ISR	PB5ISR	PB4ISR	PB3ISR	PB2ISR	PB1ISR	PB0ISR					
Initial Value	0	0	0	0	0	0	0	0					
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W					
	GPCISR Address: H'10004044												
GPCISR A Bit	ddress: H 7	'10004044 6	5	4	3	2	1	0					
				4 PC4ISR	3 PC3ISR	2 PC2ISR	1 PC1ISR	0 PC0ISR					
Bit	7	6	5	-	-		-	-					
Bit Bit Name	7 PC7ISR	6 PC6ISR	5 PC5ISR	PC4ISR	PC3ISR	PC2ISR	PC1ISR	PC0ISR					
Bit Name Initial Value R/W GPDISR Ac	7 PC7ISR 0 R/W ddress: H'	6 PC6ISR 0 R/W 10004046	5 PC5ISR 0 R/W	PC4ISR 0 R/W	PC3ISR 0 R/W	PC2ISR 0 R/W	PC1ISR 0 R/W	PC0ISR 0 R/W					
Bit Bit Name Initial Value R/W GPDISR Ac Bit	7 PC7ISR 0 R/W ddress: H' 7	6 PC6ISR 0 R/W 10004046 6	5 PC5ISR 0 R/W 5	PC4ISR 0 R/W 4	PC3ISR 0 R/W 3	PC2ISR 0 R/W 2	PC1ISR 0 R/W 1	PC0ISR 0 R/W 0					
Bit Name Initial Value R/W GPDISR Ac	7 PC7ISR 0 R/W ddress: H'	6 PC6ISR 0 R/W 10004046	5 PC5ISR 0 R/W	PC4ISR 0 R/W	PC3ISR 0 R/W	PC2ISR 0 R/W	PC1ISR 0 R/W	PC0ISR 0 R/W					
Bit Bit Name Initial Value R/W GPDISR Ac Bit	7 PC7ISR 0 R/W ddress: H' 7	6 PC6ISR 0 R/W 10004046 6	5 PC5ISR 0 R/W 5	PC4ISR 0 R/W 4	PC3ISR 0 R/W 3	PC2ISR 0 R/W 2	PC1ISR 0 R/W 1	PC0ISR 0 R/W 0					

Bit	7	6	5	4	3	2	1	0
Bit Name	PE7ISR	PE6ISR	PE5ISR	PE4ISR	PE3ISR	PE2ISR	PE1ISR	PE0ISR
Initial Value	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

GPEISR -- Address: H'10004048

When an interrupt event occurs on an I/O port pin and its corresponding interrupt control register (GPXICR) bit is set to "1" (enabled), the corresponding interrupt status bit is read as "1". Note that interrupt output is kept active till writing '1' to the corresponding status bit. The status bit and interrupt output will be cleared after "1" is written to the status register.

Rev. 3.0, 03/01, page 77 of 390

Rev. 3.0, 03/01, page 78 of 390

Section 8 Interrupt Controller (INTC)

8.1 Overview

The Intelligent Peripheral Controller interrupts are issued from the modules of PS/2, PCMCIA, AFE, GPIO port, Timer, Keyboard Controller, IrDA, UART, PP, SCDI, USB, and ADC. The controller contains a register for the interrupt request status issued from each module.

After SH-4/SH7709 detects the interrupt, it reads the interrupt request register to see which module generates the interrupt, and then reads the interrupt request register in each module. As the controller provides the feature of gathering interrupts from all modules into one register, it will help to simplify the CPU interrupt processing.

8.1.1 Features

- All interrupts issued from the internal modules are gathered into one register
- Only one external interrupt output pin IRQ0# is used to request the interrupt service
- Interrupt request lines from each module are high active and level trigger signals
- The priority order of interrupt request lines is determined by software
- Each module provides an interrupt mask bit. A mask register, which is able to perform masking for each module interrupt, is also included

Rev. 3.0, 03/01, page 79 of 390

8.1.2 Block Diagram




Figure 8.1 Block Diagram of the Interrupt Controller

8.1.3 Pin Configuration

Name	Abbr.	I/O	Description
Interrupt Request	IRQ0#	0	Interrupt output to SH-4/SH7709 from the Intelligent Peripheral Controller

8.1.4 Register Configuration

Name	Abbr.	R/W	Initial Value	Address	Access Size
Interrupt Request Register	NIRR	R/W	-	H'10005000	16
Interrupt Mask Register	NIMR	R/W	H'0000	H'10005002	16
Interrupt Trigger Mode Register	NITR	R/W	H'0000	H'10005004	16

8.2 Interrupt Sources

8.2.1 On-Chip Module Interrupt

Interrupt sources are derived from on-chip peripheral module Interrupts. Each interrupt provides a mask bit in each module listed below:

- PS/2 Keyboard
- PS/2 Mouse
- PCMCIA Controller (PCC)
- Analog Front End (AFE) Interface
- GPIO
- Timer
- Keyboard Controller (KBC)
- IrDA
- UART
- PP
- SCDI
- USB
- ADC

8.2.2 Interrupt Exception Processing and Priority

The priority order of the on-chip modules is determined by software. After detecting the interrupt request IRQ0# from the Intelligent Peripheral Controller, the CPU must read the NIRR (Interrupt Request Register) to check the interrupt sources. The interrupt sources will be recorded by the CPU. The CPU will then determine the priority order and execute the interrupt service based on the determined priority order. That is to say, the interrupt service will be executed for the interrupt requests in the order from the highest priority to the lowest.

After the highest priority interrupt service is decided by the CPU, the CPU will set mask bit of NIMR (Interrupt Mask Register) to those lower priority interrupts and set CPU priority level to the current serviced one.

One exception is that the CPU can still accept an incoming interrupt, which has higher priority than the one being serviced. After the CPU completes reading the interrupt request register in each module, the status of interrupt request for each module is cleared automatically, or by software.

Rev. 3.0, 03/01, page 81 of 390

8.3 NIRR: Interrupt Request Register

The NIRR, a 16-bit register, indicates interrupt requests from the internal modules of PS/2, PCMCIA, AFE, GPIO, Timer, KBC, IrDA, UART, PP, SCDI, USB, and ADC.

Bit		15	14	13	12	11	10	9	8			
Bit Nam	ne	PS2KBR	PCC0R	PCC1R	AFER	GPIOR	TMU0R	TMU1R	KBCR			
Initial V	al Value							-				
R/W		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
Bit		7	6	5	4	3	2	1	0			
Bit Nam	ne	PS2MSR	IRDAR	UART0R	-	PPR	SCDIR	USBR	ADCR			
Initial V	alue	-	-	-	-	-	-	-	-			
R/W		R/W	R/W	R/W	-	R/O	R/O	R/O	R/O			
Bit	Des	cription							Default			
15		Keyboard ii	nterrupt re	quest statu	s (PS2KBR	R)			-			
	1: Tł	ne interrupt re	equest is ge	enerated fror	n PS2 Keyl	board.						
	0: N	o interrupt re	quests are	generated fr	om PS2 Ke	eyboard.						
14	PCN	ICIA0 interru	upt reques	t status (PC	COR)				-			
	This	bit represent	ts PCMCIA	0 interrupt re	equest statu	IS.						
	1: Tł	ne interrupt re	equest is ge	enerated fror	n PCMCIA	0.						
_	0: N	o interrupt re	quests are	generated fr	om PCMCI	A0.						
13	PCN	ICIA1 interru	upt reques	t status (PC	C1R)				-			
	This	bit represent	ts PCMCIA	1 interrupt re	equest statu	IS.						
		ne interrupt re										
		o interrupt re		-		A1.						
12		interrupt re	•	. ,					-			
		bit represent										
		ne interrupt re										
11		o interrupt re		•								
11		D interrupt r	•	•	•				-			
		bit represent		• •								
		1: The interrupt request is generated from GPIO.										
10		0: No interrupt requests are generated from GPIO. TIMER 0 interrupt request status (TMU0R) -										
-		This bit represents TIMER 0 interrupt request status.										
		ne interrupt re		•								
		o interrupt re										

Address: H'10005000

Rev. 3.0, 03/01, page 82 of 390

NIRR: Interrupt Request Register [cont'd]

Bit	Description	Default
9	TIMER 1 interrupt request status (TMU1R)	-
	This bit represents TIMER 1 interrupt request status.	
	1: The interrupt request is generated from TIMER 1.	
	0: No interrupt requests are generated from TIMER 1.	
8	KBC interrupt request status (KBCR)	-
	This bit represents KBC interrupt request status.	
	1: The interrupt request is generated from KBC.	
	0: No interrupt requests are generated from KBC.	
7	PS2 Mouse interrupt request status (PS2MSR)	-
	1: The interrupt request is generated from PS2 Mouse.	
	0: No interrupt requests are generated from PS2 Mouse.	
6	IrDA interrupt request status (IRDAR)	-
	This bit represents IrDA interrupt request status.	
	1: The interrupt request is generated from IrDA.	
	0: No interrupt requests are generated from IrDA.	
5	UART interrupt request status (UARTR)	-
	This bit represents UART0 interrupt request status.	
	1: The interrupt request is generated from UART0.	
	0: No interrupt requests are generated from UART0.	
4	Reserved.	-
3	Parallel port interrupt request status (PPR)	-
	This bit represents Parallel port interrupt request status.	
	1: The interrupt request is generated from Parallel port.	
	0: No interrupt requests are generated from Parallel port.	
2	SCDI interrupt request status (SCDIR)	-
	This bit represents SCDI interrupt request status.	
	1: The interrupt request is generated from SCDI.	
	0: No interrupt requests are generated from SCDI.	
1	USB interrupt request status (USBR)	-
	This bit represents USB interrupt request status.	
	1: The interrupt request is generated from USB.	
	0: No interrupt requests are generated from USB.	
0	ADC interrupt request status (ADCR)	-
	This bit represents ADC interrupt request status.	
	1: The interrupt request is generated from ADC.	
	0: No interrupt requests are generated from ADC.	

8.4 NIMR: Interrupt Mask Register

The NIMR, a 16-bit register, serves to mask interrupt requests from the internal modules of PS/2, PCMCIA, AFE, GPIO, Timer, KBC, IrDA, UART, PP, SCDI, USB, and ADC. This register is initialized to H'0000 at RESET.

Address: H'10005002

Bit		15	14	13	12	11	10	9	8
Bit Name	Э	PS2KBM	PCC0M	PCC1M	AFEM	GPIOM	TMU0M	TMU1M	KBCM
Initial Va	lue	0	0	0	0	0	0	0	0
R/W		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit		7	6	5	4	3	2	1	0
Bit Name	Э	PS2MS	IRDAM	UART0M	-	PPM	SCDIM	USBM	ADCM
Initial Va	lue	0	0	0	-	0	0	0	0
R/W		R/W	R/W	R/W	-	R/W	R/W	R/W	R/W
Bit	Desc	ription							Default
15	PS2	Keyboard I	nterrupt Ma	sk Control	(PS2KBM)				0
	This I	oit is used to	control the	mask option	n for PS2 Ke	eyboard inte	errupt reque	st.	
	1: Th	e interrupt re	equest from	PS2 Keybo	ard is mask	ed.			
	0: Th	e interrupt re	equest from	PS2 Keybo	ard is not m	asked.			
14	PCM	CIA0 Interru	upt Mask C	ontrol (PCC	:OM)				0
	This I	oit is used to	control the	mask option	n for PCMC	IA0 interrup	t request.		
	1: Th	e interrupt re	equest from	PCMCIA0 is	s masked.				
	0: Th	e interrupt re	equest from	PCMCIA0 is	s not maske	ed.			
13	PCM	CIA1 Interru	upt Mask C	ontrol (PCC	:1M)				0
	This I	oit is used to	control the	mask option	n for PCMC	IA1 interrup	t request.		
	1: Th	e interrupt re	equest from	PCMCIA1 is	s masked.				
	0: Th	e interrupt re	equest from	PCMCIA1 is	s not maske	ed.			
12	AFE	Interrupt M	ask Contro	I (AFEM)					0
	This I	oit is used to	control the	mask option	n for AFE in	terrupt requ	est.		
	1: Th	e interrupt re	equest from	AFE is mas	ked.				
	0: The interrupt request from AFE is not masked.								
11	GPIC	Interrupt M	lask Contro	ol (GPIOM)					0
	This I	oit is used to	control the	mask option	n for GPIO i	nterrupt req	uest.		
	1: Th	e interrupt re	equest from	GPIO is ma	sked.				
	0: Th	e interrupt re	equest from	GPIO is not	masked.				

NIMR: Interrupt Mask Register [cont'd]

Bit	Description	Default
10	TIMER 0 Interrupt Mask Control (TMU0M)	0
	This bit is used to control the mask option for TIMER 0 interrupt request.	
	1: The interrupt request from TIMER 0 is masked.	
	0: The interrupt request from TIMER 0 is not masked.	
9	Timer 1 Interrupt Mask Control (TMU1M)	0
	This bit is used to control the mask option for TIMER 1 interrupt request.	
	1: The interrupt request from TIMER 1 is masked.	
	0: The interrupt request from TIMER 1 is not masked.	
8	KBC Interrupt Mask Control (KBCM)	0
	This bit is used to control the mask option for KBC interrupt request.	
	1: The interrupt request from KBC is masked.	
	0: The interrupt request from KBC is not masked.	
7	PS2 Mouse Interrupt Mask Control (PS2MSM)	0
	This bit is used to control the mask option for PS2 Mouse interrupt request.	
	1: The interrupt request from PS2 Mouse is masked.	
	0: The interrupt request from PS2 Mouse is not masked.	
6	IrDA Interrupt Mask Control (IRDAM)	0
	This bit is used to control the mask option for IrDA interrupt request.	
	1: The interrupt request from IrDA is masked.	
	0: The interrupt request from IrDA is not masked.	
5	UART Interrupt Mask Control (UARTM)	0
	This bit is used to control the mask option for UART0 interrupt request.	
	1: The interrupt request from UART0 is masked.	
	0: The interrupt request from UART0 is not masked.	
4	Reserved	0
3	Parallel Port Interrupt Mask Control (PPM)	0
	This bit is used to control the mask option for Parallel port interrupt request.	
	1: The interrupt request from Parallel port is masked.	
	0: The interrupt request from Parallel port is not masked.	
2	SCDI Interrupt Mask Control (SCDIM)	0
	This bit is used to control the mask option for SCDI interrupt request.	
	1: The interrupt request from SCDI is masked.	
	0: The interrupt request from SCDI is not masked.	
1	USB Interrupt Mask Control (USBM)	0
	This bit is used to control the mask option for USB interrupt request.	
	1: The interrupt request from USB is masked.	
	0: The interrupt request from USB is not masked.	

NIMR: Interrupt Mask Register [cont'd]

Bit	Description	Default
0	ADC Interrupt Mask Control (ADCM)	0
	This bit is used to control the mask option for ADC interrupt request.	
	1: The interrupt request from ADC is masked.	
	0: The interrupt request from ADC is not masked.	

8.5 NITR: Interrupt Trigger Mode Register

The NITR, a 16-bit register, determines the trigger mode of the interrupt requests from the internal modules of PS/2, PCMCIA, AFE, GPIO, Timer, KBC, IrDA, UART, PP, SCDI, USB and ADC. This register is initialized to H'0000 at RESET.

Address: H'10005004

Bit		15	14	13	12	11	10	9	8
Bit Name		PS2KBT	PCC0T	PCC1T	AFET	GPIOT	TMU0T	TMU1T	KBCT
Initial Value		0	0	0	0	0	0	0	0
R/W		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit		7	6	5	4	3	2	1	0
Bit Name		PS2MST	IRDAT	UARTT	-	PPT	SCDIT	USBT	ADCT
Initial V	alue	0	0	0	-	0	0	0	0
R/W		R/W	R/W	R/W	-	R/W	R/W	R/W	R/W
Bit	Des	cription							Default
15	PS2 Keyboard Interrupt Trigger Mode (PS2KBT)								0
	This bit is used to set the trigger mode for PS2 Keyboard interrupt request.								
	1: The interrupt request from PS2 Keyboard is in edge trigger mode.								
	0: The interrupt request from PS2 Keyboard is in level trigger mode.								
14	PCMCIA0 Interrupt Trigger Mode (PCC0T)								0
	This bit is used to set the trigger mode for PCMCIA0 interrupt request.								
	1: The interrupt request from PCMCIA0 is in edge trigger mode.								
	0: The interrupt request from PCMCIA0 is in level trigger mode.								
13	PCMCIA1 Interrupt Trigger Mode (PCC1T)								0
	This bit is used to set the trigger mode for PCMCIA1 interrupt request.								
	1: The interrupt request from PCMCIA1 is in edge trigger mode.								
	0: The interrupt request from PCMCIA1 is in level trigger mode.								

NITR: Interrupt Trigger Mode Register [cont'd]

Bit	Description	Default
12	AFE Interrupt Trigger Mode (AFET)	0
	This bit is used to set the trigger mode for AFE interrupt request.	
	1: The interrupt request from AFE is in edge trigger mode.	
	0: The interrupt request from AFE is in level trigger mode.	
11	GPIO Interrupt Trigger Mode (GPIOT)	0
	This bit is used to set the trigger mode for GPIO interrupt request.	
	1: The interrupt request from GPIO is in edge trigger mode.	
	0: The interrupt request from GPIO is in level trigger mode.	
10	Timer 0 Interrupt Trigger Mode (TMU0T)	0
	This bit is used to set the trigger mode for TIMER 0 interrupt request.	
	1: The interrupt request from TIMER 0 is in edge trigger mode.	
	0: The interrupt request from TIMER 0 is in level trigger mode.	
9	Timer 1 Interrupt Trigger Mode (TMU1T)	0
	This bit is used to set the trigger mode for TIMER 1 interrupt request.	
	1: The interrupt request from TIMER 1 is in edge trigger mode.	
	0: The interrupt request from TIMER 1 is In level trigger mode.	
8	KBC Interrupt Trigger Mode (KBCT)	0
	This bit is used to set the trigger mode for KBC interrupt request.	
	1: The interrupt request from KBC is in edge trigger mode.	
	0: The interrupt request from KBC is in level trigger mode.	
7	PS2 Mouse Interrupt Trigger Mode (PS2MST)	0
	This bit is used to set the trigger mode for PS2 Mouse interrupt request.	
	1: The interrupt request from PS2 Mouse is in edge trigger mode.	
	0: The interrupt request from PS2 Mouse is in level trigger mode.	
6	IrDA Interrupt Trigger Mode (IRDAT)	0
	This bit is used to set the trigger mode for IrDA interrupt request.	
	1: The interrupt request from IrDA is in edge trigger mode.	
	0: The interrupt request from IrDA is in level trigger mode.	
5	UART Interrupt Trigger Mode (UARTT)	0
	This bit is used to set the trigger mode for UART interrupt request.	
	1: The interrupt request from UART is in edge trigger mode.	
	0: The interrupt request from UART is in level trigger mode.	
4	Reserved	-
3	Parallel Port Interrupt Trigger Mode (PPT)	0
	This bit is used to set the trigger mode for Parallel port interrupt request.	
	1: The interrupt request from Parallel port is in edge trigger mode.	
	0: The interrupt request from Parallel port is in level trigger mode.	

NITR: Interrupt Trigger Mode Register [cont'd]

Bit	Description	Default
2	SCDI Interrupt Trigger Mode (SCDIT)	0
	This bit is used to set the trigger mode for SCDI interrupt request.	
	1: The interrupt request from SCDI is in edge trigger mode.	
	0: The interrupt request from SCDI is in level trigger mode.	
1	USB Interrupt Trigger Mode (USBT)	0
	This bit is used to set the trigger mode for USB interrupt request.	
	1: The interrupt request from USB is in edge trigger mode.	
	0: The interrupt request from USB is in level trigger mode.	
0	ADC Interrupt Trigger Mode (ADCT)	0
	This bit is used to set the trigger mode for ADC interrupt request.	
	1: The interrupt request from ADC is in edge trigger mode.	
	0: The interrupt request from ADC is in level trigger mode.	

Section 9 Timer

9.1 Overview

The timer in the HD64465 provides two channels of programmable counters. Interrupt requests are generated whenever the counter reaches zero. In order to reduce power consumption, clock pre-scaled circuit and STANDBY mode are added.

Two-channel pulse width modulation (PWM) functions are also provided for VR control of LCD. The PWM cycle is programmable by setting high pulse cycle and low pulse cycle.

9.1.1 Features

- Two channels programmable down-count timer
- 16-bit counter
- The counter is loaded with 16-bit constant registers and can be read or written to at any moment
- The counter constant is auto-reloaded when reaching zero
- Supports binary counting
- Supports START/STOP counting
- The input frequency of timer can be pre-scaled, the options are: 1, 1/4, 1/8, 1/16
- Generates interrupt output timer1r/timer0r to interrupt controller INTC when counter reaches zero
- Supports STANDBY mode, which is able to stop the clock operation of the timer
- Provides DMA request enable function, and DREQ1# is used (timer1)
- Provides A/D trigger signal ADTRIG# enable function (timer0)
- Provides timer output signal TMO1# and TMO0# options
- Two channels PWM
- 16-bit high pulse width counter and low pulse width counter for each channel
- Programmable PWM cycle
- Six clock scales (1, 1/2, 1/4, 1/8, 1/16, 1/32) with respect to CKIO are supported for pulse width counting

Rev. 3.0, 03/01, page 89 of 390




Figure 9.1 Block Diagram of Timer

9.1.3 Pin Configuration

Name	Abbr.	I/O	Description
Timer 1 output	TMO1#	0	Multiplexed with PB1/TMO1#. Timer output signal is enabled by bit 3 ETMO1 in Timer 1 Control register TCR1.
Timer 0 output	TMO0#	0	Multiplexed with PB0/TMO0#. Timer output signal is enabled by bit 3 ETMO0 in Timer 0 Control register TCR0.
DMA request	DREQ1#	0	DMA request.
PWM 1 output	PWM1	0	PWM channel 1 output
PWM 0 output	PWM0	0	PWM channel 0 output

9.1.4 Register Configuration

The timer contains seven registers listed in the table below:

Table 9.1 The Register List of Timer Module

Name	Address	Register Size	Access Size
Timer 1 constant value register (TCVR1)	H'10006000	16	16
Timer 0 constant value register (TCVR0)	H'10006002	16	16
Timer 1 read value register (TRVR1)	H'10006004	16	16
Timer 0 read value register (TRVR0)	H'10006006	16	16
Timer 1 control register (TCR1)	H'10006008	16	16
Timer 0 control register (TCR0)	H'1000600A	16	16
Timer interrupt request register (TIRR)	H'1000600C	16	16
Timer interrupt disable register (TIDR)	H'1000600E	16	16
PWM 1 clock scale register (PWM1CS)	H'10006010	16	16
PWM 1 low pulse width counter register (PWM1LPC)	H'10006012	16	16
PWM 1 high pulse width counter register (PWM1HPC)	H'10006014	16	16
PWM 0 clock scale register (PWM0CS)	H'10006018	16	16
PWM 0 low pulse width counter register (PWM0LPC)	H'1000601A	16	16
PWM 0 high pulse width counter register (PWM0HPC)	H'1000601C	16	16

9.2 Timer Register

9.2.1 TCVR1: Timer 1 Constant Value Register

The TCVR1, a 16-bit register, provides the counter constant for timer 1. The register is initialized to H' FFFF at RESET.

Address: H'10006000

Bit	15	14	13	12	11	10	9	8		
Bit Name	-	-	-	-	-	-	-	-		
Initial Value	1	1	1	1	1	1	1	1		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Bit	7	6	5	4	3	2	1	0		
Bit Name	-	-	-	-	-	-	-	-		
Initial Value	1	1	1	1	1	1	1	1		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Bit Des	scription							Default		
15 - 0 The	15 - 0 These bits are set as the timer 1 constant value.									

9.2.2 TCVR0: Timer 0 Constant Value Register

The TCVR0, a 16-bit register, provides the counter constant for the timer 0. The register is initialized to H'FFFF at RESET.

Bit	15	14	13	12	11	10	9	8		
Bit Name	-	-	-	-	-	-	-	-		
Initial Value	1	1	1	1	1	1	1	1		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Bit	7	6	5	4	3	2	1	0		
Bit Name	-	-	-	-	-	-	-	-		
Initial Value	1	1	1	1	1	1	1	1		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Bit De	scription							Default		
15 - 0 Th										

Address: H'10006002

9.2.3 TRVR1: Timer 1 Read Value Register

The TRVR1, a 16-bit register, serves to read the counting value in the timer 1. This register would be reset to H'0002 when the timer is stopped.

Address: H'10006004

Bit	15	14	13	12	11	10	9	8							
Bit Name	-	-	-	-	-	-	-	-							
Initial Value		-	-	-	-	-	-	-							
R/W	R	R	R	R	R	R	R	R							
Bit	7	6	5	4	3	2	1	0							
Bit Name	-	-	-	-	-	-	-	-							
Initial Value		-	-	-	-	-	-	-							
R/W	R	R	R	R	R	R	R	R							
Bit D	escription							Default							
15 - 0 TI	he timer 1 c	ounter value	e is read fro	m these bits											

9.2.4 TRVR0: Timer 0 Read Value Register

The TRVR0, a 16-bit register, serves to read the counting value in timer 0. This register would be reset to H'0002 when the timer is stopped.

12

-

-

R

4

-

-

R

11

-

-

R

3

-

-

R

10

-

-

R

2

-

-

R

9

-

-

R

1

-

-

R

8

-

-

R

0

-

-

R

Address: n	1000000)		
Bit	15	14	13	
Bit Name	-	-	-	

-

R

6

-

-

R

-

R

5

-

-

R

Address: H'10006006

-

R

7

-

-

R

Initial Value

R/W

Bit

R/W

Bit Name

Initial Value

Bit	Description	Default
15 - 0	The timer 0 counter value is read from these bits.	-

9.2.5 TCR1: Timer 1 Control Register

The TCR 1, a 16-bit register, is used to control the timer 1.

Address: H'10006008

Bit		15	14	13	12	11	10	9	8		
Bit Nam	е	reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved		
Initial Va	alue	0	0	0	0	0	0	0	0		
R/W		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Bit		7	6	5	4	3	2	1	0		
Bit Nam	е	reserved	reserved	reserved	EDMA	ETMO1	PST11	PST10	T1STP		
Initial Va	alue	0	0	0	0	0	0	0	0		
R/W		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Bit	Dese	cription							Default		
15 - 5	Rese	Reserved.									
4	This	This bit is used to enable the DMA request as timer 1 reaches zero.									
	1: Er	nable the DN	1A request								
	0: Di	sable the DN	//A request								
3	This	bit is used to	o enable the	timer 1 out	out TMO1#.				0		
	1: O	utput DMA re	equest to po	rt TMO1#							
	0: O	utput DMA re	equest to po	rt DREQ1#							
2, 1		e two bits ar lected by this		he pre-scale	e option for t	he timer 1.	The input clo	ock for timer	1 00		
	11: 1	Timer 1 input	clock is CK	10							
	10: 1	Timer 1 input	clock is CK	IO/4							
	01: 1	Timer 1 input	clock is CK	IO/8							
	00: 1	Timer 1 input	clock is CK	IO/16							
0	This	bit is used to	o start or sto	p the counti	ng of the tin	ner 1.			0		
	1: St	art timer 1 c	ounting								
	0: St	op timer 1 co	ounting								

9.2.6 TCR0: Timer 0 Control Register

The TCR 0, a 16-bit register, is used to control the timer 0.

Address: H'1000600A

Bit		15	14	13	12	11	10	9	8	
Bit Name)	reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved	
Initial Val	ue	0	0	0	0	0	0	0	0	
R/W		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit		7	6	5	4	3	2	1	0	
Bit Name)	reserved	reserved	reserved	EADT	ETMO0	PST01	PST00	TOSTP	
Initial Val	ue	0	0	0	0	0	0	0	0	
R/W		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	Desc	ription							Default	
15 - 5	Reserved.									
4	This bit is used to enable the A/D converter trigger signal ADTRIG# as timer 0 reaches zero.									
	1: En	able the AD	TRIG# signa	al						
	0: Dis	able the AD	OTRIG# sign	al						
3	This b	oit is used to	o enable the	timer 0 out	out TMO0#.				0	
	1: Ou	tput ADTRI	G# to port T	MO0#						
	0: Ou	tput ADTRI	G# to interna	al ADC						
2, 1			e used for tl d by this opt		e option for t	he timer 0.	The input clo	ock for the	00	
	11: Ti	imer 0 input	clock is CK	10						
	10: Ti	imer 0 input	clock is CK	IO/4						
	01: Ti	imer 0 input	clock is CK	IO/8						
	00: Timer 0 input clock is CKIO/16									
0	This b	oit is used to	o start or sto	p the counti	ng of the tin	ner 0.			0	
	1: Sta	art timer 0 co	ounting							
	0: Sto	p timer 0 co	ounting							

9.2.7 TIRR: Timer Interrupt Request Register

The TIRR, a 16-bit register, reflects the interrupt status from the timer 1 and the timer 0.

Bit		15	14	13	12	11	10	9	8		
Bit Name)	reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved		
Initial Val	lue	0	0	0	0	0	0	0	0		
R/W		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Bit		7	6	5	4	3	2	1	0		
Bit Name)	reserved	reserved	reserved	reserved	reserved	reserved	TMU1R	TMU0R		
Initial Val	lue	0	0	0	0	0	0	0	0		
R/W		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Bit	Desc	ription							Default		
15 - 2	Rese	rved.							0		
1		This bit reflects the interrupt service request from the timer 1. This bit is set when counting 0 value of the timer 1 reaches zero, and it can be cleared by writing 0 to this bit.									
	1: There is an interrupt request from the timer 1.										
	0: Th	ere is no int	errupt reque	st from the	timer 1.						
0		bit reflects the of the time							0		

Address: H'1000600C

1: There is an interrupt request from the timer 0.

0: There is no interrupt request from the timer 0.

9.2.8 TIDR*: Timer Interrupt Disable Register

The TIDR, a 16-bit register, is used to disable the interrupt request from the timer 1 and the timer 0.

Bit		15	14	13	12	11	10	9	8
Bit Name		reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved
Initial Val	ue	0	0	0	0	0	0	0	0
R/W		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit		7	6	5	4	3	2	1	0
Bit Name		reserved	reserved	reserved	reserved	reserved	reserved	TMU1D	TMU0D
Initial Val	ue	0	0	0	0	0	0	0	0
R/W		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	Desc	ription							Default
15 - 2	Rese	rved.							0
1	This I	bit is used to	disable the	interrupt se	ervice reque	st from the t	imer 1.		0
	1: Th	e interrupt re	equest from	the timer 1	is disabled.				
	0: Th								
0	This I	bit is used to	disable the	interrupt se	ervice reque	st from the t	imer 0.		0
	1: Th	e interrupt re	equest from	the timer 0	is disabled.				
	0: Th	e interrupt re	equest from	the timer 0	is enabled.				

Address: H'1000600E

* Note: TIDR is the same as TIMR in HD64461, the naming is changed to avoid confusion.

9.2.9 PWM1CS: PWM 1 Clock Scale Register

The PWM1CS, a 16-bit register, is used to control the clock scale for PWM 1 width counting. The register is initialized to H' 0000 at RESET.

Address: H'10006010

Bit	15	14	13	12	11	10	9	8
Bit Name	-	-	-	-	-	-	-	-
Initial Value	-	-	-	-	-	-	-	-
R/W	-	-	-	-	-	-	-	-
Bit	7	6	5	4	3	2	1	0
Bit Name	-	-	P1CS5	P1CS4	P1CS3	P1CS2	P1CS1	P1CS0
Initial Value	-	-	0	0	0	0	0	0
R/W	-	-	R/W	R/W	R/W	R/W	R/W	R/W

Bit Description

15 - 6 Reserved.

Default

5 - 0 PWM 1 Counting Clock Scale (P1CS[5:0])

These six bits provide six clock scale modes for PWM 1 width counting. Only one bit will be active at the same time, and the lower bit has higher priority while several bits are on at the same time.

B'000000 : PWM 1 function is disabled.

B'000001 : PWM 1 is counting with clock scale CKIO.

B'000010 : PWM 1 is counting with clock scale CKIO/2.

B'000100 : PWM 1 is counting with clock scale CKIO/4.

B'001000 : PWM 1 is counting with clock scale CKIO/8.

B'010000 : PWM 1 is counting with clock scale CKIO/16.

B'100000 : PWM 1 is counting with clock scale CKIO/32.

9.2.10 PWM1LPC: PWM 1 Low Pulse Width Counter Register

The PWM1LPC, a 16-bit register, defines the low pulse width of PWM. The register is initialized to H' FFFF at RESET.

Bit		15	14	13	12	11	10	9	8
Bit Name		P1LC15	P1LC14	P1LC13	P1LC12	P1LC11	P1LC10	P1LC9	P1LC8
Initial Valu	le	1	1	1	1	1	1	1	1
R/W		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit		7	6	5	4	3	2	1	0
Bit Name		P1LC7	P1LC6	P1LC5	P1LC4	P1LC3	P1LC2	P1LC1	P1LC0
Initial Valu	le	1	1	1	1	1	1	1	1
R/W		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	Desc	ription							Default
15 - 0	PWN	1 1 Low Pul	se Counter	Value (P1L	.C[15:0])				H'FFFF
	Thes	e bits define	e the low pul	se width of	PWM 1.				

Address: H'10006012

9.2.11 PWM1HPC: PWM 1 High Pulse Width Counter Register

The PWM1HPC, a 16-bit register, defines the high pulse width of PWM 1. The register is initialized to H' FFFF at RESET.

Bit		15	14	13	12	11	10	9	8
Bit Name)	P1HC15	P1HC14	P1HC13	P1HC12	P1HC11	P1HC10	P1HC9	P1HC8
Initial Val	ue	1	1	1	1	1	1	1	1
R/W		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit		7	6	5	4	3	2	1	0
Bit Name)	P1HC7	P1HC6	P1HC5	P1HC4	P1HC3	P1HC2	P1HC1	P1HC0
Initial Val	ue	1	1	1	1	1	1	1	1
R/W		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	Desc	ription							Default
15 - 0	PWM	1 High Pul	se Counter	· Value (P1)	HC[15:0])				H'FFFF
	Thes	e bits define	the high pu	llse width of	PWM 1.				

Address: H'10006014

9.2.12 PWM0CS: PWM 0 Clock Scale Register

The PWM0CS, a 16-bit register, is used to control the clock scale for PWM 0 width counting. The register is initialized to H' 0000 at RESET.

Address: H'10006018

Bit	15	14	13	12	11	10	9	8
Bit Name	-	-	-	-	-	-	-	-
Initial Value	-	-	-	-	-	-	-	-
R/W	-	-	-	-	-	-	-	-
Bit	7	6	5	4	3	2	1	0
Bit Name	-	-	P0CS5	P0CS4	P0CS3	P0CS2	P0CS1	P0CS0
Initial Value	-	-	0	0	0	0	0	0
R/W	-	-	R/W	R/W	R/W	R/W	R/W	R/W

Bit Description

Default

_

		_
15	- 6	Reserved.

5 - 0 PWM 0 Counting Clock Scale (P0CS[5:0])

These six bits provide six clock scale modes for PWM 0 width counting. Only one bit will be active at the same time, and the lower bit has higher priority while several bits are on at the same time.

B'000000 : PWM 0 function is disabled.

B'000001 : PWM 0 is counting with clock scale CKIO.

B'000010 : PWM 0 is counting with clock scale CKIO/2.

B'000100 : PWM 0 is counting with clock scale CKIO/4.

B'001000 : PWM 0 is counting with clock scale CKIO/8.

B'010000 : PWM 0 is counting with clock scale CKIO/16.

B'100000 : PWM 0 is counting with clock scale CKIO/32.

9.2.13 PWM0LPC: PWM 0 Low Pulse Width Counter Register

The PWM0LPC, a 16-bit register, defines the low pulse width of PWM 0. The register is initialized to H' FFFF at RESET.

Bit		15	14	13	12	11	10	9	8
Bit Name	;	P0LC15	P0LC14	P0LC13	P0LC12	P0LC11	P0LC10	P0LC9	P0LC8
Initial Va	lue	1	1	1	1	1	1	1	1
R/W		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit		7	6	5	4	3	2	1	0
Bit Name	;	P0LC7	P0LC6	P0LC5	P0LC4	P0LC3	P0LC2	P0LC1	P0LC0
Initial Va	lue	1	1	1	1	1	1	1	1
R/W		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	Desc	ription							Default
15 - 0	PWM	l 0 Low Pul	se Counter	Value (P0L	.C[15:0])				H'FFFF
	Thes	e bits define	the low pul	se width of	PWM 0.				

Address: H'1000601A

9.2.14 PWM0HPC: PWM 0 High Pulse Width Counter Register

The PWM0HPC, a 16-bit register, defines the high pulse width of PWM 0. The register is initialized to H' FFFF at RESET.

Bit		15	14	13	12	11	10	9	8
Bit Name		P0HC15	P0HC14	P0HC13	P0HC12	P0HC11	P0HC10	P0HC9	P0HC8
Initial Val	ue	1	1	1	1	1	1	1	1
R/W		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit		7	6	5	4	3	2	1	0
Bit Name		P0HC7	P0HC6	P0HC5	P0HC4	P0HC3	P0HC2	P0HC1	P0HC0
Initial Val	ue	1	1	1	1	1	1	1	1
R/W		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	Desc	cription							Default
15 - 0	PWN	10 High Pu	Ise Counter	r Value (P0I	HC[15:0])				H'FFFF
	Thes	e bits define	e the high pu	Ilse width of	PWM 0.				

Address: H'1000601C

9.3 Special Register Programming Sequence

In general, before setting the timer control registers TCR1/TCR0 to start counting, the timer constant registers TCVR1/TCVR0 should be set first. Otherwise, the selected timer will start counting from H'FFFF.

9.4 Interrupt Timing

The interrupt request is triggered when the counter reaches zero, and the request is cleared by writing 0 to the interrupt request bit TMU1R/TMU0R in TIRR. In case that the disable bit TMU1D/TMU0D in TIDR is set, the interrupt request will be disabled. The interrupt timing diagrams for each pre-scale clock are shown below:

Rev. 3.0, 03/01, page 104 of 390




Figure 9.2 Interrupt Request Timer1/0r Timing Diagram in Case Prescale *1, Timer1/0_clk=CKIO




Figure 9.3 Interrupt Request Timer1/0r Timing Diagram in Case Prescale*1/4, Timer1/0_clk = CKIO/4






Figure 9.4 Interrupt Request Timer1/0r Timing Diagram in Case Prescale*1/8, Timer1/0_clk = CKIO/8





9.5 A/D Trigger Signal ADTRIG#

The A/D trigger signal ADTRIG# is enabled by the control bit EADT in TCR0. The pulse width of the A/D trigger signal is sixteen cycles of CKIO to trigger the A to D converter. Therefore, the timer constant register TCVR0 should be properly set to ensure the normal operations of the A/D trigger signal.




Figure 9.6 A/D Trigger Signal ADTRIG# Timing Diagram in Case Prescale 1, Timer0_clk=CKIO

скю
timer1/0_clk
TRVR1/0 - 0 / n / n-1 / n-2 /
ADTRIG#

Figure 9.7 A/D Trigger Signal ADTRIG# Timing Diagram in Case Prescale 1/4, Timer0_clk=CKIO/4




Figure 9.8 A/D Trigger Signal ADTRIG# Timing Diagram in Case Prescale 1/8, Timer0_clk=CKIO/8




Figure 9.9 A/D Trigger Signal ADTRIG# Timing Diagram in Case Prescale 1/16, Timer0_clk=CKIO/16

* Note: The transient delays are ignored in the figures above.

9.6 DMA Request Enable Function

The Timer supports the DMA Request Enable Function using DREQ1# by setting the control bit EDMA in TCR1. When the DMA Request Function is enabled, the DMA cycle will operate in Burst Mode and perform the edge detection on DREQ1#; that is to say, the timer will issue a DMA request periodically by pulling the DREQ1# to low, and by releasing the DREQ1# when the first cycle DRAK1 output is detected. The DMA transfer is completed after it finishes transferring all the data transfers set in DMATCR.

9.7 PWM Operation

The PWM signal is generated while the proper value is written to the clock scale register (PWMCS) to activate the PWM generation function and decide the PWM width counting clock. Based on the decide PWM width counting clock, the PWM operating cycles and duty cycles can be determined by programming the low pulse width counting register (PWMLPC) and high pulse width counting register (PWMHPC).




Figure 9.10 PWM Signals

Section 10 PC Card Controller (PCC)

10.1 Overview

The PC Card Controller (PCC) controls the internal buffers, interrupts, and PCMCIA-defined ports of the PC card interfaces, which should be connected to the Intelligent Peripheral Controller (IPC). The PCC enables two slots of the PC cards that are compliant with the specifications PCMCIA Rev. 2.1/JEIDA Version 4.2, thereby ensuring a smooth connection to the IPC.

10.2 Features

- Two slots of the PC card interfaces can be simultaneously controlled
- Supports IC memory card interface, and I/O and Memory card interface, which function as PC card interfaces and are connected to physical areas 5 and 6. Area 6, which is referred as channel 0 (PCC0), supports both of the IC memory card interface, and I/O & Memory card interface. Area 5, which is referred as channel1 (PCC1), supports both of the IC memory card interface, and I/O & Memory card interface, and I/O & Memory card interface.
- Able to switch to an Attribute memory or a Common memory, or an I/O space via the CPU addresses.
- Provides a segment bit (an address bit for the PC card) for the Common memory; therefore, a 64-MB space of full PCMCIA specifications can be accessed.
- Provides a flexible power switch interface to either TPS2206 or MIC2563.

10.3 Register Configuration

Table 10.1 PC Card Controller Registers

Register Name	Symbol	Read/ Write	Initial Value	Address	Register Size (Access Size)
PCC0 interface status register	PCC0ISR	R	-	H'10002000	8 bits (16 bits)
PCC0 general control register	PCC0GCR	R/W	H'00	H'10002002	8 bits (16 bits)
PCC0 card status change registe	r PCC0CSCR	R/W	H'00	H'10002004	8 bits (16 bits)
PCC0 card status change interrupt enable register	PCC0 CSCIER	R/W	H'00	H'10002006	8 bits (16 bits)
PCC0 software control register	PCC0SCR	R/W	H'00	H'10002008	8 bits (16 bits)
PCC serial power switch control register	PCCPSR	R/W	H'00	H'1000200A	8 bits (16 bits)

Table 10.1 PC Card Controller Registers [cont'd]

		Read/	Initial		
Register Name	Symbol	Write	Value	Address	Register Size
PCC1 interface status register	PCC1ISR	R	-	H'10002010	8 bits (16 bits)
PCC1 general control register	PCC1GCR	R/W	H'00	H'10002012	8 bits (16 bits)
PCC1 card status change registe	erPCC1CSCR	R/W	H'00	H'10002014	8 bits (16 bits)
PCC1 card status change interrupt enable register	PCC1 CSCIER	R/W	H'00	H'10002016	8 bits (16 bits)
PCC1 software control register	PCC1SCR	R/W	H'00	H'10002018	8 bits (16 bits)

10.4 Register Description

10.4.1 PCC0 Interface Status Register (PCC0ISR)

Bit	7	6	5	4	3	2	1	0
Bit Name	P0READY /IREQ0	P0MWP	P0VS2	P0VS1	P0CD2	P0CD1	P0BVD2 /SPKR0	P0BVD1/ STSCHG0
Initial Value	-	-	-	-	-	-	-	-
R/W	R	R	R	R	R	R	R	R

Note -: The initial value is determined by the status of the PC card.

The PCC0 interface status register (PCC0ISR) is an 8-bit READ-only register, which reads the status of the PC card connected to PCC0. PCC0ISR is subject to the PC card status.

Bit	Description	Default
7	PCC0 Ready/IREQ0 Pin Status (P0READY/IREQ0)	-
	If this bit is high: Indicates that the value of pin PCC0RDY is 1 when the PC card connected to PCC0 is the IC memory card interface. Indicates that the value of pin IREQ is 1 when the I/O and Memory card interface is the PC card connected to PCC0.	
	If this bit is low: Indicates that the value of pin PCC0RDY is 0 when the PC card connected to PCC0 is the IC memory card interface. Indicates that the value of pin IREQ is 0 when the I/O and Memory card interface is the PC card connected to PCC0.	
6	PCC0 Memory Write Protect (P0MWP)	-
	If this bit is high: Indicates that the value of pin PCC0WP is 1 when the Memory card interface is the PC card connected to PCC0.	
	If this bit is low: Indicates that the value of pin PCC0WP is 0 when the PC card connected to PCC0 is the IC memory card interface. The value of bit 6 is always 0 when the I/O and Memory card interface is the PC card connected to PCC0.	

PCC0 Interface Status Register (PCC0ISR) [cont'd]

Bit	Description	Defaul						
5	PCC0VS2# Pin Status (P0VS2)	-						
	If this bit is high: Indicates that the value of pin PCC0VS2# of the PC card connected to PCC0 is 1.							
	If this bit is low: Indicates that the value of pin PCC0VS2# of the PC card connected to PCC0 is 0.							
4	PCC0VS1# Pin Status (P0VS1)	-						
	If this bit is high: Indicates that the value of pin PCC0VS1# of the PC card connected to PCC0 is 1.							
	If this bit is low: Indicates that the value of pin PCC0VS1# in the PC card connected to PCC0 is 0.							
3	PCC0CD2# Pin Status (P0CD2)							
	If this bit is high: Indicates that the value of pin PCC0CD2# in the PC card connected to PCC0 is 1.							
	If this bit is low: Indicates that the value of pin PCC0CD2# in the PC card connected to PCC0 is 0.							
2	PCC0CD1# Pin Status (P0CD1)	-						
	If this bit is high: Indicates that the value of pin PCC0CD1# in the PC card connected to PCC0 is 1.							
	If this bit is low: Indicates that the value of pin PCC0CD1# in the PC card connected to PCC0 is 0.							
IC Mem	ory Interface							
1, 0	PCC0BVD2/SPKR0 Pin Status (P0BVD2/SPKR0), PCC0BVD1/STSCHG0# Pin Status (P0BVD1/STSCHG0)	-						
	11: Indicates that the battery voltage state of the PC card connected to PCC0 is normal. (Battery Good).							
	01: Indicates that the battery must be replaced although data integrity is guaranteed for the PC card connected to PCC0 (Battery Warning).							
	 Indicates that the battery voltage state is abnormal and data integrity is not guaranteed for the PC card connected to PCC0 (Battery Dead). 							
	00: Indicates that the battery voltage state is abnormal and data integrity is not guaranteed for the PC card connected to PCC0 (Battery Dead).							
I/O and	Memory Interface							
1	1: Indicates that the value of pin SPKR on the PC card connected to PCC0 is 1.	-						
	0: Indicates that the value of pin SPKR on the PC card connected to PCC0 is 0.							
0	1: Indicates that the value of pin STSCHG in the PC card connected to PCC0 is 1.	-						

0: Indicates that the value of pin STSCHG in the PC card connected to PCC0 is 0.

Bit	7	6	5	4	3	2	1	0
Bit Name	P0DRV	P0PCCR	POPCCT	P0VCC0	POMMOD	P0PA25	P0PA24	POREG
Initial Value	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

10.4.2 PCC0 General Control Register (PCC0GCR)

The PCC0 general control register (PCC0GCR) is an 8-bit READ/WRITE register. It controls reset, address pins PCC0A25 and PCC0A24, and pin PCC0REG, and sets the PC card type for the PC card connected to PCC0. PCC0GCR is initialized at power-up reset, and holds its value at software reset or in software-based STANDBY mode.

Bit	Description	Default				
7	PCC0 Output Drive (P0DRV)	0				
	If this bit is high: enables the output interfaces to PCC0.					
	If this bit is low: tri-states the output interfaces to PCC0.					
6	PCC0 PC Card Reset (P0PCCR)					
	If this bit is high: Sets a high level to reset pin PCC0RESET for the PC card connected to PCC0.					
	If this bit is low: Sets a low level to reset pin PCC0RESET for the PC card connected to PCC0. (Initial value)					
5	PCC0 PC Card Type (P0PCCT)	0				
	If this bit is high: Handles the PC card connected to PCC0 as the I/O and Memory card interface.					
	If this bit is low: Handles the PC card connected to PCC0 as the IC memory card interface. (Initial value)					
4	PCC0 VCC Select 0 (P0VCC0)					
	If this bit is high: Sets a voltage control pin VCC0SEL0 to high level.					
	If this bit is low: Sets a voltage control pin VCC0SEL0 to low level.					

PCC0 General Control Register (PCC0GCR) [cont'd]

Bit	Desc	criptio	n				Default				
3	PCC	PCC0 Memory Mode (P0MMOD)									
	If this	If this bit is high: (continuous 16MB area mode)									
	Pin A25	Pin A24	Bit2	Bit1	Bit0	PCMCIA Access Range					
	0	0	don't care		0	16MB Attribute memory Area	_				
	0	1	Memory Ba	ank Select	1	16MB of 64MB Common memory Area	_				
	1	0	don't care		don't care	16-MB I/O Space	_				
	If this	s bit is	low: (contin	uous 32MB a	area mode)		-				
	Pin A25	Pin A24	Bit2	Bit1	Bit0	PCMCIA Access Range	_				
	0	х	don't care	don't care	0	32MB Attribute memory Area					
	0	х	Memory Bank Select	don't care	1	32MB of 64MB Common memory Area	_				
	1	х	don't care	don't care	don't care	32MB I/O Space	_				
2	PCC0A25 Pin Setting (P0PA25)										
	If this bit is high: When the Common memory space is accessed for the PC card connected to PCC0, 1 is output to pin PCC0A25.										
	If this bit is low: When the Common memory space is accessed for the PC card connecte to PCC0, 0 is output to pin PCC0A25. (Initial value)										
1	PCC	0A24	Pin Setting	(P0PA24)			0				
		If this bit is high: When bit P0MMOD is 1 and the Common memory space is accessed for the PC card connected to PCC0, 1 is output to pin PCC0A24.									
		If this bit is low: When bit P0MMOD is 1 and the Common memory space is accessed fo the PC card connected to PCC0, 0 is output to pin PCC0A24. (Initial value)									
C	PCC	PCC0REG# Pin Setting(P0REG)									
		If this bit is high: When bit 3 is 0 and the PC card connected to PCC0 is accessed, 1 is output to pin PCC0REG#.									
		If this bit is low: When bit 3 is 0 and the PC card connected to PCC0 is accessed, 0 is output to pin PCC0REG#. (Initial value)									

10.4.3 PCC0 Card Status Change Register (PCC0CSCR)

Bit	7	6	5	4	3	2	1	0
Bit Name	P0SCDI	PSW_SEL	P0IREQ	P0SC	P0CDC	P0RC	P0BW	P0BD
Initial Value	0	0	1	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

The PCC0 Card Status Change Register (PCC0CSCR) is an 8-bit READ/WRITE register. PCC0CSCR is set to 1 by each interrupt factor of the PC card connected to PCC0 (only bits 7 and 6 can be set to 1 as required). Bit 6 is for power switch selection. PCC0CSCR is initialized at power-up reset or in hardware-based STANDBY mode, and holds its value at software reset or in software-based STANDBY mode.

Bit	Description	Default
7	PCC0 Software Card Detect Interrupt (P0SCDI)	0
	If this bit is high: Software card detection interrupt occurs for the PC card connected to PCC0.	
	If this bit is low: No software card detection interrupt occurs for the PC card connected to PCC0. (Initial value)	
	If bit 3 (card detection enable) in the PCC0 card status change interrupt enable register (PCC0CSCIER) is set to 1, a software card detect change interrupt can be generated by writing 1 to this bit.	
	If bit 3 (card detection enable) in the PCC0CSCIER is reset to 0, interrupts will not occur even when writing "1" to this bit.	
6	Power Switch Select (PSWSEL)	0
	Select power switch interface	
	0: MIC2563	
	1: TPS2206 serial power switch	
5	PCC0 Interrupt Request (P0IREQ)	1
	If this bit is high: Indicates that an interrupt request for the IREQ pin in the PC card has occurred when the PC card is in the I/O and Memory card interface.	
	If this bit is low: Indicates no interrupt request for the IREQ pin in the PC card when the PC card is in the I/O and Memory card interface. (Initial value)	
	This bit can be reset to 0 only in the pulse mode. To reset, write "0" to this bit. This bit is not changed if 1 is written.	
	In the level mode, bit 5 is a READ-only bit that reflects the state of IREQ pin (if the IREQ pin is in the low level, 1 is read). In this bit, 0 is always read in the IC memory card interface.	

PCC0 Card Status Change Register (PCC0CSCR) [cont'd]

Bit	Description	Default
4	PCC0 STSCHG Change (P0SC)	0
	If this bit is high: Indicates that the STSCHG pin in the PC card is changed from 1 to 0 when the PC card is in the I/O and Memory card interface.	
	If this bit is low: Indicates that the value of pin STSCHG on the PC card remains unchanged when the PC card is in the I/O and Memory card interface. (Initial value)	
	When the STSCHG pin is changed from 1 to 0, this bit is set to 1. To reset, write "0" to this bit when it is set to "1". This bit is not changed if 1 is written. In this bit, 0 is always read in the IC memory card interface.	
3	PCC0 Card Detect Change (P0CDC)	0
	If this bit is high: Indicates that CD1 and CD2 in the PC card are changed.	
	If this bit is low: Indicates that CD1 and CD2 in the PC card are not changed. (Initial value	e)
	Write 0 to bit 3 in order to reset this bit to 0. This bit is not changed if 1 is written.	
2	PCC0 Ready Change (P0RC)	0
	If this bit is high: Indicates that pin READY in the PC card is changed from 0 to 1 when the PC card is in the IC memory card interface.	е
	If this bit is low: Indicates that pin READY in the PC card is not changed when the PC card is in the IC memory card interface. (Initial value)	
	WRITE 0 to bit 2 in order to reset this bit to 0. This bit is not changed if 1 is written. In this bit, 0 is always read in the I/O and Memory card interface.	
1	PCC0 Battery Warning (P0BW)	0
	If this bit is high: Indicates that pins BVD2 and BVD1 in the PC card are in the battery warning state that the battery must be replaced although the data integrity is guaranteed when the PC card is in the IC memory card interface.	
	If this bit is low: Indicates that pins BVD2 and BVD1 in the PC card are not in the battery warning state when the PC card is in the IC memory card interface. (Initial value)	
	This bit is updated when the BVD2 and BVD1 pins are changed. Write 0 to bit 2 in order t reset this bit to 0. This bit is not changed if 1 is written. In this bit, 0 is always read in the I/O and Memory card interface.	0
0	PCC0 Battery Dead (P0BD)	0
	If this bit is high: Indicates that pins BVD2 and BVD1 in the PC card are in the state that he battery must be replaced since the data integrity is not guaranteed when the PC card i in the IC memory card interface.	S
	If this bit is low: Indicates that pins BVD2 and BVD1 in the PC card are not in the state that he battery must be replaced since the data integrity is not guaranteed when the PC card is in the IC memory card interface. (Initial value)	
	This bit is updated when the BVD2 and BVD1 pins are changed. Write 0 to bit 2 in order t reset this bit to 0. This bit is not changed if 1 is written. In this bit, 0 is always read in the	0

HITACHI

I/O and Memory card interface.

Bit	7	6	5	4	3	2	1	0
Bit Name	P0CRE	POIREQE	1 POIREQE	POSCE	P0CDE	P0RE	P0BWE	P0BDE
Initial Value	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

10.4.4 PCC0 Card Status Change Interrupt Enable Register (PCC0CSCIER)

The PCC0 card status change interrupt enable register (PCC0CSCIER) is an 8-bit READ and WRITE register. PCC0CSCIER is capable of setting a valid or invalid interrupt for each interrupt factor of the PC card connected to PCC0. When register PCC0CSCIER is set to 1, the interrupt is valid, and invalid when the register is set to 0. PCC0CSCR can be initialized by power-up reset. PCC0CSCIER is initialized at power-up reset, and holds its value at software reset or in software-based STANDBY mode.

Bit	Description	Default
7	PCC0 Change Reset Enable (P0CRE)	0
	If this bit is high: The general control register (PCC0GCR) and software control register (PCC0SCR) in the PCC0 are initialized when a PC card connection change is detected in PCC0.	
	If this bit is low: The general control register (PCC0GCR) and software control register (PCC0SCR) in the PCC0 are not initialized even when a PC card change is detected in PCC0. (Initial value)	
6, 5	PCC0 Interrupt Request Enable 1 (P0IREQE1)	0
	PCC0 Interrupt Request Enable 0 (P0IREQE0)	
	00: Any kind of IREQ interrupt request signal is not accepted for the PC card connected to PCC0. Bit 5 in the status change register (PCC0CSCR) functions as a READ-only bit, and can indicate the status of the inversion signal of the IREQ pin. (Initial value)	
	01: The level-mode IREQ interrupt request signal is accepted for the PC card connected to PCC0. In the level mode, an interrupt occurs when level 0 of the signal input from the IREQ pin is detected.	
	10: The pulse-mode IREQ interrupt request signal is accepted for the PC card connected to PCC0. In the pulse mode, an interrupt occurs when a falling edge from 1 to 0 of the signal input from the IREQ pin is detected.	
	11: The pulse-mode IREQ interrupt request signal is accepted for the PC card connected to PCC0. In the pulse mode, an interrupt occurs when a rising edge from 0 to 1 of the signal input from the IREQ pin is detected.	
4	PCC0 STSCHG Change Interrupt Enable (P0SCE)	0
	If this bit is high: An interrupt occurs for the PC card connected to PCC0 when the value o the PCC0BVD1 pin (STSCHG) is changed from 1 to 0.	f
	If this bit is low: No interrupt occurs for the PC card connected to PCC0 regardless of the value of the PCC0BVD1 pin. (STSCHG) (Initial value)	

PCC0 Card Status Change Interrupt Enable Register (PCC0CSCIER) [cont'd]

Bit	Description	Default				
3	PCC0 Card Detect Change Interrupt Enable (P0CDE)					
	If this bit is high: An interrupt occurs for the PC card connected to PCC0 when the values of the PCC0CD1# and PCC0CD2# pins are changed.					
	If this bit is low: No interrupt occurs for the PC card connected to PCC0 regardless of the values of the PCC0CD1# and PCC0CD2# pins. (Initial value)					
2	PCC0 Ready Change Interrupt Enable (P0RE)	0				
	If this bit is high: An interrupt occurs for the PC card connected to PCC0 when the value o pin PCC0RDY is changed from 0 to 1.	f				
	If this bit is low: No interrupt occurs for the PC card connected to PCC0 regardless of the value of pin PCC0RDY. (Initial value)					
1	PCC0 Battery Warning Interrupt Enable (P0BWE)	0				
	If this bit is high: An interrupt occurs when pins PCC0BVD2 and PCC0BVD1 are in the state that "the battery must be replaced although the data integrity is guaranteed".					
	If this bit is low: No interrupt occurs when pins PCC0BVD2 and PCC0BVD1 are in the state that "the battery must be replaced although the data integrity is guaranteed". (Initial value)					
0	PCC0 Battery Dead Interrupt Enable (P0BDE)	0				
	If this bit is high: An interrupt occurs when pins PCC0BVD2 and PCC0BVD1 are in the state that "the battery must be replaced since the data integrity is not guaranteed".					
	If this bit is low: No interrupt occurs when the value of pins PCC0BVD2 and PCC0BVD1 are in the state that "the battery must be replaced since the data integrity is not guaranteed".					
	(Initial value)					

10.4.5 PCC0 Software Control Register (PCC0SCR)

Bit	7	6	5	4	3	2	1	0
Bit Name	-	-	-	SHDN	P0VPP1	P0VPP0	P0VCC1	P0SWP
Initial Value	0	0	0	0	0	0	0	0
R/W	-	-	-	R/W	R/W	R/W	R/W	R/W

The PCC0 Software Control Register (PCC0CSCR) is an 8-bit READ/WRITE register. The way it controls pin VCC0SEL1 resembles to that of pin P0VCC0 in the PCC0GCR register does to pin VCC0SEL0. Bits 2 and 3 serve as the VPP power selection input to MIC2563, and bit 4 is the Shut-Down bit of the TPS2206. This register is also responsible for PC Card memory window write protect. PCC0SCR is initialized at power-up reset, and holds its value at software reset or in software-based STANDBY mode.

Bit	Description	Default
7 - 5	Reserved	0
4	D8 (SHDN) bit of the TPS2206	0
3	PCC0 VPP Select 1 (P0VPP1)	0
	If this bit is high: set the voltage control pin P0VPP1 as high level	
	If this bit is low: set the voltage control pin P0VPP1 as low level	
2	PCC0 VPP Select 0 (P0VPP0)	0
	If the bit is high: set the voltage control pin P0VPP0 as high level	
	If this bit is low: set the voltage control pin P0VPP0 as low level	
1	PCC0 VCC Select 1 (P0VCC1)	0
	If this bit is high: Sets the voltage control pin VCC0SEL1 as high level.	
	If this bit is low: Sets the voltage control pin VCC0SEL1 as low level.	
0	PCC0 Software Write Protect (P0SWP)	0
	If this bit is high: Enables write protect. Write operations to the PC Card yield no respon	se.
	If this bit is low: Disables write protect. Write operations to the PC Card are allowed.	

Rev. 3.0, 03/01, page 118 of 390

10.4.6 I	PCC Serial Pow	er Switch Contro	l Register (PCCPSR)
----------	----------------	------------------	---------------------

Bit	7	6	5	4	3	2	1	0
Bit Name	B_VCC5	B_VCC3	B_VPP_ VCC	B_VPP_ PGM	A_VCC3	A_VCC5	A_VPP_ VCC	A_VPP_ PGM
Initial Value	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

The PCC0PSR Serial Power Switch Control Register (P0PSR), an 8-bit READ/WRITE register, serves as the bit0-bit7 of the serial power switch TPS2206.

POPSR is initialized at power-up reset, and holds its value at software reset or in software-based STANDBY mode.

Bit	Description	Default
7	D7(B_VCC5) bit of the TPS2206	0
6	D6(B_VCC3) bit of the TPS2206	0
5	D5(B_VPP_VCC) bit of the TPS2206	0
4	D4(B_VPP_PGM) bit of the TPS2206	0
3	D3(A_VCC3) bit of the TPS2206	0
2	D2(A_VCC5) bit of the TPS2206	0
1	D1(A_VPP_VCC) bit of the TPS2206	0
0	D0(A_VPP_PGM) bit of the TPS2206	0

10.4.7 PCC1 Interface Status Register (PCC1ISR)

Bit	7	6	5	4	3	2	1	0
Bit Name	P1READ Y/IREQ1	P1MWP	P1VS2	P1VS1	P1CD2	P1CD1	P1BVD2/ SPKR1	P1BVD1/ STSCHG 1
Initial Value	-	-	-	-	-	-	-	-
R/W	R	R	R	R	R	R	R	R

Note -: The initial value is determined by the status of the PC card.

The PCC1 interface status register (PCC1ISR) is an 8-bit READ-only register, which reads the status of the PC card connected to PCC1. PCC1ISR is subject to the PC card status.

PCC1 Interface Status Register (PCC1ISR) [cont'd]

Bit	Description	Default								
7	PCC1 Ready/IREQ1 Pin Status (P1READY/IREQ1)	-								
	If this bit is high: Indicates that the value of pin PCC1RDY is 1 when the PC card connected to PCC1 is the IC memory card interface. Indicates that the value of pin IREQ is 1 when the I/O and Memory card interface is the PC card connected to PCC1.									
	If this bit is low: Indicates that the value of pin PCC1RDY is 0 when the PC card connected to PCC1 is the IC memory card interface. Indicates that the value of pin IREQ is 0 when the I/O and Memory card interface is the PC card connected to PCC1.									
6	PCC1 Memory Write Protect (P1MWP)									
	If this bit is high: Indicates that the value of pin PCC1WP is 1 when the Memory card interface is the PC card connected to PCC1.									
	If this bit is low: Indicates that the value of pin PCC1WP is 0 when the PC card connected to PCC1 is the IC memory card interface. The value of bit 6 is always 0 when the I/O and Memory card interface is the PC card connected to PCC1.									
5	PCC1VS2# Pin Status (P1VS2)	-								
	If this bit is high: Indicates that the value of pin PCC1VS2# of the PC card connected to PCC1 is 1.									
	If this bit is low: Indicates that the value of pin PCC1VS2# of the PC card connected to PCC1 is 0.									
4	PCC1VS1# Pin Status (P1VS1)									
	If this bit is high: Indicates that the value of pin PCC1VS1# of the PC card connected to PCC1 is 1.									
	If this bit is low: Indicates that the value of pin PCC1VS1# in the PC card connected to PCC1 is 0.									
3	PCC1CD2# Pin Status (P1CD2)									
	If this bit is high: Indicates that the value of pin PCC1CD2# in the PC card connected to PCC1 is 1.									
	If this bit is low: Indicates that the value of pin PCC1CD2# in the PC card connected to PCC1 is 0.									
2	PCC1CD1# Pin Status (P1CD1)	-								
	If this bit is high: Indicates that the value of pin PCC1CD1# in the PC card connected to PCC1 is 1.									
	If this bit is low: Indicates that the value of pin PCC1CD1# in the PC card connected to PCC1 is 0.									
IC Mem	ory Interface									
1 - 0	PCC1BVD2/SPKR1 Pin Status (P1BVD2/SPKR1)	-								
	PCC1BVD1/STSCHG1# Pin Status (P1BVD1/STSCHG1)									
	11: Indicates that the battery voltage state of the PC card connected to PCC1 is normal. (Battery Good).									
	01: Indicates that the battery must be replaced although data integrity is guaranteed for the PC card connected to PCC1 (Battery Warning).									
	 Indicates that the battery voltage state is abnormal and data integrity is not guaranteed for the PC card connected to PCC1 (Battery Dead). 									
	00: Indicates that the battery voltage state is abnormal and data integrity is not guaranteed for the PC card connected to PCC1 (Battery Dead).									

PCC1 Interface Status Register (PCC1ISR) [cont'd]

Bit	De	escription	Default
I/O and	d Card	Interface	
1	1:	Indicates that the value of pin SPKR on the PC card connected to PCC1 is 1.	-
	0:	Indicates that the value of pin SPKR on the PC card connected to PCC1 is 0.	
0	1:	Indicates that the value of pin STSCHG in the PC card connected to PCC1 is 1.	-
	0:	Indicates that the value of pin STSCHG in the PC card connected to PCC1 is 0.	

10.4.8 PCC1 General Control Register (PCC1GCR)

Bit	7	6	5	4	3	2	1	0
Bit Name	P1DRV	P1PCCR	P1PCCT	P1VCC0	P1MMOD	P1PA25	P1PA24	P1REG
Initial Value	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

The PCC1 general control register (PCC1GCR) is an 8-bit READ/WRITE register. It controls reset, address pins PCC1A25 and PCC1A24, and pin PCC1REG, and sets the PC card type for the PC card connected to PCC1. PCC1GCR is initialized at power-up reset, and holds its value at software reset or in software-based STANDBY mode.

Bit	Description	Default					
7	PCC1 Output Drive (P1DRV)	0					
	If this bit is high: enables the output interfaces to PCC1.						
	If this bit is low: tri-states the output interfaces to PCC1.						
6	PCC1 PC Card Reset (P1PCCR)	0					
	If this bit is high: Sets a high level to reset pin PCC1RESET for the PC card connected to PCC1.						
	If this bit is low: Sets a low level to reset pin PCC1RESET for the PC card connected to PCC1. (Initial value)						
5	PCC1 PC Card Type (P1PCCT)						
	If this bit is high: Handles the PC card connected to PCC1 as the I/O and Memory card interface.						
	If this bit is low: Handles the PC card connected to PCC1 as the IC memory card interface. (Initial value)						
4	PCC1 VCC Select 0 (P1VCC0)						
	If this bit is high: Sets a voltage control pin VCC1SEL0 to high level.						
	If this bit is low: Sets a voltage control pin VCC1SEL0 to low level.						

PCC1 General Control Register (PCC1GCR) [cont'd]

Bit	Description									
3	PCC1 Memory Mode (P1MMOD)									
	If this	If this bit is high: (continuous 16MB area mode)								
	Pin A25	Pin A24	bit 2	bit 1	bit 0	PCMCIA Access Range	-			
	0	0	don't care		don't care	16MB Attribute memory Area	-			
	0	1	Memory E	ank Selec	tdon't care	16MB of 64MB Common memory Area	-			
	1	0	don't care		don't care	16-MB I/O Space	-			
	If this	s bit is	low: (conti	nuous 32M	B area mo	de)	-			
	Pin A25	Pin Pin bit 2 bit 1 bit 0 PCMCIA Access Range A25 A24					-			
	0	0 x don't care don't care 0 32MB Attribute memory Area					-			
	0	0 x Memory don't care 1 32MB of 64MB Common memory Area Bank Select					-			
	1	1 x don't care don't care 32MB I/O Space								
2	PCC1A25 Pin Setting (P1PA25)									
	If this bit is high: When the Common memory space is accessed for the PC card connected to PCC1, 1 is output to pin PCC1A25.									
	If this bit is low: When the Common memory space is accessed for the PC card connected to PCC1, 0 is output to pin PCC1A25. (Initial value)									
1	PCC	1A24	Pin Setting	(P1PA24)			0			
	If this bit is high: When bit P1MMOD is 1 and the Common memory space is accessed for the PC card connected to PCC1, 1 is output to pin PCC1A24.									
	If this bit is low: When bit P1MMOD is 1 and the Common memory space is accessed for the PC card connected to PCC1, 0 is output to pin PCC1A24. (Initial value)									
0	PCC1REG# Pin Setting(P1REG)									
		If this bit is high: When bit 3 is 0 and the PC card connected to PCC1 is accessed, 1 is output to pin PCC1REG#.								
	If this bit is low: When bit 3 is 0 and the PC card connected to PCC1 is accessed, 0 is output to pin PCC1REG#. (Initial value)									

Bit	7	6	5	4	3	2	1	0
Bit Name	P1SCDI	-	P1IREQ	P1SC	P1CDC	P1RC	P1BW	P1BD
Initial Value	0	-	0	0	0	0	0	0
R/W	R/W	-	R/W	R/W	R/W	R/W	R/W	R/W

10.4.9 PCC1 Card Status Change Register (PCC1CSCR)

The PCC1 Card Status Change Register (PCC1CSCR) is an 8-bit READ/WRITE register. PCC1CSCR is set to 1 by each interrupt factor of the PC card connected to PCC1 (only bit 7 and 6 can be set to 1 as required). Bit 6 is for power switch selection. PCC1CSCR is initialized at power-up reset or in hardware-based STANDBY mode, and holds its value at software reset or in software-based STANDBY mode.

Bit	Description	Default						
7	PCC1 Software Card Detect Interrupt (P1SCDI)	0						
	If this bit is high: Software card detection interrupt occurs for the PC card connected to PCC1.							
	If this bit is low: No software card detection interrupt occurs for the PC card connected to PCC1. (Initial value)							
	If bit 3 (card detection enable) in the PCC1 card status change interrupt enable register (PCC1CSCIER) is set to 1, a software card detect change interrupt can be generated by writing 1 to this bit.							
	If bit 3 (card detection enable) in the PCC1CSCIER is reset to 0, interrupts will not occur even when writing "1" to this bit.							
6	Reserved	-						
5	PCC1 Interrupt Request (P1IREQ)	0						
	If this bit is high: Indicates that an interrupt request for the IREQ pin in the PC card has occurred when the PC card is in the I/O and Memory card interface.							
	If this bit is low: Indicates no interrupt requests occur for the IREQ pin in the PC card when the PC card is in the I/O and Memory card interface. (Initial value)							
	This bit can be reset to 0 only in the pulse mode. To reset, write "0" to this bit. This bit is not changed if 1 is written.							
	In the level mode, bit 5 is a READ-only bit which reflects the state of IREQ pin(if the IREQ pin is in the low level, 1 is read). In this bit, 0 is always read in the IC memory card interface.							
4	PCC1 STSCHG Change (P1SC)	0						
	If this bit is high: Indicates that the STSCHG pin in the PC card is changed from 1 to 0 when the PC card is in the I/O and Memory card interface.							
	If this bit is low: Indicates that the value of pin STSCHG on the PC card remains unchanged when the PC card is in the I/O and Memory card interface. (Initial value)							
	When the STSCHG pin is changed from 1 to 0, this bit is set to 1. To reset, write "0" to this bit when it is set to "1". This bit is not changed if 1 is written. In this bit, 0 is always read in the IC memory card interface.	5						

PCC1 Card Status Change Register (PCC1CSCR) [cont'd]

Bit	Description	Default						
3	PCC1 Card Detect Change (P1CDC)	0						
	If this bit is high: Indicates that CD1 and CD2 in the PC card are changed.							
	If this bit is low: Indicates that CD1 and CD2 in the PC card are not changed. (Initial value							
	Write 0 to bit 3 in order to reset this bit to 0. This bit is not changed if 1 is written.							
2	PCC1 Ready Change (P1RC)	0						
	If this bit is high: Indicates that pin READY in the PC card is changed from 0 to 1 when th PC card is in the IC memory card interface.	e						
	If this bit is low: Indicates that pin READY in the PC card is not changed when the PC card is in the IC memory card interface. (Initial value)							
	Write 0 to bit 2 in order to reset this bit to 0. This bit is not changed if 1 is written. In this bit, 0 is always read in the I/O and Memory card interface.							
1	PCC1 Battery Warning (P1BW)	0						
	If this bit is high: Indicates that pins BVD2 and BVD1 in the PC card are in the battery warning state that the battery must be replaced although the data integrity is guaranteed when the PC card is in the IC memory card interface.							
	If this bit is low: Indicates that pins BVD2 and BVD1 in the PC card are not in the battery warning state when the PC card is in the IC memory card interface. (Initial value)							
	This bit is updated when the BVD2 and BVD1 pins are changed. Write 0 to bit 2 in order t reset this bit to 0. This bit is not changed if 1 is written. In this bit, 0 is always read in the I/O and Memory card interface.	to						
0	PCC1 Battery Dead (P1BD)	0						
	If this bit is high: Indicates that pins BVD2 and BVD1 in the PC card are in the state that the battery must be replaced since the data integrity is not guaranteed when the PC card is in the IC memory card interface.							
	If this bit is low: Indicates that pins BVD2 and BVD1 in the PC card are not in the state that the battery must be replaced since the data integrity is not guaranteed when the PC card is in the IC memory card interface. (Initial value)							
	This bit is updated when the BVD2 and BVD1 pins are changed. Write 0 to bit 2 in order t reset this bit to 0. This bit is not changed if 1 is written. In this bit, 0 is always read in the I/O and Memory card interface.	to						

Bit	7	6	5	4	3	2	1	0
Bit Name	P1CRE	P1IREQE	1 P1IREQE	P1SCE	P1CDE	P1RE	P1BWE	P1BDE
Initial Value	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

10.4.10 PCC1 Card Status Change Interrupt Enable Register (PCC1CSCIER)

The PCC1 card status change interrupt enable register (PCC1CSCIER) is an 8-bit READ and WRITE register. PCC1CSCIER is capable of setting a valid or invalid interrupt for each interrupt factor of the PC card connected to PCC1. When register PCC1CSCIER is set to 1, the interrupt is valid, and invalid when the register is set to 0. PCC1CSCR can be initialized by power-up reset. PCC1CSCIER is initialized at power-up reset, and holds its value at software reset or in software-based STANDBY mode.

Bit	Description	Default
7	PCC1 Change Reset Enable (P1CRE)	0
	If this bit is high: The general control register (PCC1GCR) and software control register (PCC1SCR) in the PCC1 are initialized when a PC card connection change is detected in PCC1.	
	If this bit is low: The general control register (PCC1GCR) and software control register (PCC1SCR) in the PCC1 are not initialized even when a PC card change is detected in PCC1. (Initial value)	
6, 5	PCC1 Interrupt Request Enable 1 (P1IREQE1)	0
	PCC1 Interrupt Request Enable 0 (P1IREQE0)	
	00: Any kind of IREQ interrupt request signal is not accepted for the PC card connected to PCC1. Bit 5 in the status change register (PCC1CSCR) functions as a READ-only bit, and indicates the status of the inversion signal of the IREQ pin. (Initial value)	
	01: The level-mode IREQ interrupt request signal is accepted for the PC card connected to PCC1. In the level mode, an interrupt occurs when level 0 of the signal input from the IREQ pin is detected.	
	10: The pulse-mode IREQ interrupt request signal is accepted for the PC card connected to PCC1. In the pulse mode, an interrupt occurs when a falling edge from 1 to 0 of the signal input from the IREQ pin is detected.	
	11: The pulse-mode IREQ interrupt request signal is accepted for the PC card connected to PCC1. In the pulse mode, an interrupt occurs when a rising edge from 0 to 1 of the signal input from the IREQ pin is detected.	
4	PCC1 STSCHG Change Interrupt Enable (P1SCE)	0
	If this bit is high: An interrupt occurs for the PC card connected to PCC1 when the value of the PCC1BVD1 pin (STSCHG) is changed from 1 to 0.	f
	If this bit is low: No interrupt occurs for the PC card connected to PCC1 regardless of the value of the PCC1BVD1 pin. (STSCHG) (Initial value)	
3	PCC1 Card Detect Change Interrupt Enable (P1CDE)	0
	If this bit is high: An interrupt occurs for the PC card connected to PCC1 when the values of the PCC1CD1# and PCC1CD2# pins are changed.	
	If this bit is low: No interrupt occurs for the PC card connected to PCC1 regardless of the values of the PCC1CD1# and PCC1CD2# pins. (Initial value)	

PCC1 Card Status Change Interrupt Enable Register (PCC1CSCIER) [cont'd]

Bit	Description	Default
2	PCC1 Ready Change Interrupt Enable (P1RE)	0
	If this bit is high: An interrupt occurs for the PC card connected to PCC1 when the value of pin PCC1RDY is changed from 0 to 1.	of
	If this bit is low: No interrupt occurs for the PC card connected to PCC1 regardless of the value of pin PCC1RDY. (Initial value)	
1	PCC1 Battery Warning Interrupt Enable (P1BWE)	0
	If this bit is high: An interrupt occurs when pins PCC1BVD2 and PCC1BVD1 are in the state that "the battery must be replaced although the data integrity is guaranteed".	
	If this bit is low: No interrupt occurs when pins PCC1BVD2 and PCC1BVD1 are in the state that the battery must be replaced although the data integrity is guaranteed". (Initial value)	
0	PCC1 Battery Dead Interrupt Enable (P1BDE)	0
	If this bit is high: An interrupt occurs when pins PCC1BVD2 and PCC1BVD1 are in the state that "the battery must be replaced since the data integrity is not guaranteed".	
	If this bit is low: No interrupt occurs when the value of pins PCC1BVD2 and PCC1BVD1 are in the state that "the battery must be replaced since the data integrity is not guaranteed".	
	(Initial value)	

Bit	7	6	5	4	3	2	1	0
Bit Name	-	-	-	-	P1VPP1	P1VPP0	P1VCC1	P1SWP
Initial Value	-	-	-	-	0	0	0	0
R/W	-	-	-	-	R/W	R/W	R/W	R/W

10.4.11 PCC1 Software Control Register (PCC1SCR)

The PCC1 Software Control Register (PCC1CSCR) is an 8-bit READ/WRITE register. The way it controls pin VCC1SEL1 resembles to that of pin P1VCC1 in the PCC1GCR register does to pin VCC1SEL0. Bits 2 and 3 serve as the VPP power selection input to MIC2563. This register is also responsible for PC Card memory window write protect. PCC1SCR is initialized at power-up reset, and holds its value at software reset or in software-based STANDBY mode.

Bit	Description	Default
7 - 4	Reserved	-
3	PCC1 VPP Select 1 (P1VPP1)	0
	If this bit is high: sets the voltage control pin P1VPP1 as high level	
	If this bit is low:	
	sets the voltage control pin P1VPP1 as low level	
2	PCC1 VPP Select 0 (P1VPP0)	0
	If the bit is high: sets the voltage control pin P1VPP0 as high level	
	If this bit is low: sets the voltage control pin P1VPP0 as low level	
1	PCC1 VCC Select 1 (P1VCC1)	0
	If this bit is high: Sets the voltage control pin VCC1SEL1 as high level.	
	If this bit is low: Sets the voltage control pin VCC1SEL1 as low level.	
0	PCC1 Software Write Protect (P1SWP)	0
	If this bit is high: Enables write protect. Write operations to the PC Card yield no resp	oonse.
	If this bit is low: Disables write protect. Write operations to the PC Card are allowed.	

Rev. 3.0, 03/01, page 128 of 390

Section 11 FIR Module

11.1 Overview

The FIR module is fully IrDA1.1 compliant, and supports the serial infrared link at 288Kbit, 576Kbit, 1.152Mbit and 4Mbit. The three lower speeds are complied with Synchronous Data Link Control (SDLC) protocol, a packet with start/stop flags delimiting a data packet encoded by zero-insertion. The 4Mbit protocol uses an optical preamble and start/stop flags to delimit the 4 Pulse Position Modulated (4 PPM) packet data.

11.1.1 Features

- Supports HPSIR or ASKIR infrared interface
- Supports MIR and FIR
- Provides DMA channel mode for FIR, and DREQ0# is used

Rev. 3.0, 03/01, page 129 of 390






Figure 11.1 Functional Block Diagram of FIR

The FIR module contains five blocks. The Internal Bus Interface block implements the logic between FIR core and internal bus. The FIR TX/RV FIFO and FIR related register block implements data flow control from host to FIR MODEM. It contains transmitting FIFO, receiving FIFO and some registers to manage the FIFO operations. The related registers will be described in the later section. The FIR MODEM block contains the parallel data to/from serial data logic. This block also implements encoding the serial data to 4M mode bit stream. The UART block is designed to be compatible with 16550. This block is for parallel to/from serial data transfer. The function of baud rate generation is also featured in this block. HP-SIR and Sharp-ASK MODEM block is encoding and decoding from/to serial data to/from SIR data bit stream.

Rev. 3.0, 03/01, page 130 of 390

To use SIR or ASK transfer protocol, the data flow is from host to UART, and to HP-SIR MODEM:

- 1. Host sets **SIR Register (ISIRR)** to HP-SIR MODEM (see FIR Controller registers description in section 11.2.2 on the next page.)
- 2. Host writes the data to the UART for transmission. (host reads data from UART for data receiving)
- 3. UART converts parallel data into serial data for transmission. (UART converts serial data into parallel data for data receiving)
- 4. HP-SIR and SHARP-ASK MODEM implements encoding serial data into bit stream for transmission (decoding bit stream into serial data for data receiving)

For FIR transfer protocol, the data flow is from host to FIR TX/RV FIFO, and to FIR MODEM:

- 1. Host sets **SIR Register (ISIRR)** to FIR-MODEM (see FIR Controller registers description in section11.2.2 on the next page.)
- 2. Host writes data into TX FIFO for transmission. (host reads data from RX FIFO for data receiving)
- 3. FIR MODEM converts parallel data into serial data and implements encoding into bit stream for transmission. (decoding the bit stream from optical medium and translates from serial data to parallel data for data receiving)

Rev. 3.0, 03/01, page 131 of 390

11.2 FIR Controller Register Description

11.2.1 UART Register of FIR Portion

The register has the same definition as that of UART, except that the address spaces are different.

Register	DLAB*	Address	READ	WRITE
Data	0	H'10007000	IrRBR (Receiver Buffer Register)	IrTBR (Transmitter Buffer Register)
Control	0	H'10007002	IrIER (Interrupt Enable Register)	IrIER
	х	H'10007004	IrIIR (Interrupt Identification Register)	IrFCR (FIFO Control Register)
	х	H'10007006	IrLCR (Line Control Register)	IrLCR
	х	H'10007008	IrMCR (Modem Control Register)	IrMCR
	1	H'10007000	IrDLL (Divisor Latch LSB)	IrDLL
	1	H'10007002	IrDLM (Divisor Latch MSB)	IrDLM
Status	х	H'1000700A	IrLSR (Line Status Register)	IrLSR
	х	H'1000700C	IrMSR (Modem Status Register)	IrMSR
	х	H'1000700E	IrSCR (Scratch Pad Register)	IrSCR

Note: DLAB* is bit 7 of the Line Control register (IrLCR).

11.2.2 FIR Controller Register

Table 11.1 Summary of FIR Controller Registers

Bank	Address	READ	WRITE
0	H'10007100	IMSTCR (Master Control Register)	IMSTCR (Master Control Register)
0	H'10007102	IMSTSR (Master Status Register)	IMISCR (Miscellaneous Control Register)
0	H'10007104	IRFR (Rx FIFO Register)	ITFR (Tx FIFO Register)
0	H'10007106	ITC1R (Tx Control 1 Register)	ITC1R (Tx Control 1 Register)
0	H'10007108	ITC2R (Tx Control 2 Register)	ITC2R (Tx Control 2 Register)
0	H'1000710A	ITSR (Tx Status Register)	
0	H'1000710C	IRCR (Rx control Register)	IRCR (Rx Control Register)
0	H'1000710E	IRSR (Rx Status Register)	IRSTCR (Reset Command Register)
1	H'10007100	IMSTCR (Master Control Register)	IMSTCR (Master Control register)
1	H'10007102	IFAR (Address Register)	IFAR (Address Register)
1	H'10007104	IRBCLR (Rx Byte Count Low Register)	
1	H'10007106	IRBCHR (Rx Byte Count High Register)	
1	H'10007108	IRRFPLR (Rx Ring Frame Pointer Low Register)	
1	H'1000710A	IRRFPHR (Rx Ring Frame Pointer High Register)	
1	H'1000710C	ITBCLR (Tx Byte Count Low Register)	ITBCLR (Tx Byte Count Low Register)
1	H'1000710E	ITBCHR (Tx Byte Count High Register)	ITBCHR (Tx Byte Count High Register)
2	H'10007100	IMSTCR (Master Control Register)	IMSTCR (Master Control Register)
2	H'10007102	IIRC1R (Infrared Configuration 1 Register)	IIRC1R (Infrared configuration 1 Register)
2	H'10007104	IIRTCR (Infrared Transceiver Control Register)	IIRTCR (Infrared Transceiver Control Register)
2	H'10007106	IIRC2R (Infrared Configuration 2 Register)	IIRC2R (Infrared Configuration 2 Register)
2	H'10007108	ITMR (Timer Register)	ITMR (Timer Register)
2	H'1000710A	IIRC3R (Infrared Configuration 3 Register)	IIRC3R (Infrared Configuration 3 Register)
2	H'1000710C	Reserved	
2	H'1000710E	Reserved	
x	H'10007110	DMARP (DMA Data Read Port)	DMAWP (DMA Data Write Port)
x	H'10007112- H'1000711E	reserved	Reserved
х	H'10007120	ISIRR (SIR Register)	ISIRR (SIR Register)
x	H'10007122- H'10007DE	Reserved	Reserved
х	H'100071E0	IFIRCR (FIR Configuration Register)	IFIRCR (FIR Configuration Register)
x	H'100071E2- H'100071EE	Reserved	Reserved
х	H'100071F0	ITMCR (Timing Control Register)	ITMCR (Timing Control Register)
х	H'100071F2- H'10007FFE	Reserved	Reserved
Note:	Bank is select	ed by BKSEL[4:0] of the Master Contro	Register (IMSTR)

Note: Bank is selected by BKSEL[4:0] of the Master Control Register (IMSTR)

Rev. 3.0, 03/01, page 133 of 390

11.2.3 Register Description

(1) Master Control Register (IMSTR)

Address: H'10007100 (Bank 0, 1, 2, Read/ Write)

Bit		7		6		5	4	3	2	1	0	
Bit Nan	ne	IEN		TXE	N	RXEN	BKSEL4	BKSEL3	BKSEL2	BKSEL1	BKSEL0	
Initial V	alue	0		0		0	0	0	0	0	0	
R/W		R/W		R/W		R/W	R/W	R/W	R/W	R/W	R/W	
Bit	Desc	riptior	ı								Default	
7	FIR I	nterru	pt En	able (EN)						0	
	Setting this bit to 1 enables all FIR Controller interrupts.											
6	Transmitter Enable (TXEN)										0	
	Setting this bit to 1 enables the transmitter logic in the FIR Controller. No packets are transmitted until the transmitter has been enabled.											
5	Receiver Enable (RXEN)										0	
	Setting this bit to 1 enables the receiver logic in the FIR Controller. No packets are received until the receiver has been enabled.											
4 - 0	Bank	Selec	t (BK	SEL[4	l:0])						00000	
	Bank	# b	4 b3	b2	b1	b0						
	Bank	0 0	0	0	0	0						
	Bank	1 0	0	0	0	1						
	Bank	2 0	0	0	1	0						

(2) Master Status Register (IMSTSR)

Address: H'10007102 (Bank 0, Read)

Bit	7	6	5	4	3	2	1	0	
Bit Name	-	TMI	TXI	RXI	IID2	IID1	IID0	-	
Initial Value	-	0	0	0	0	0	0	-	
R/W	-	R	R	R	R	R	R	-	

Bit	Description									
7	Reserved					-				
6	Timer Interrupt (TMI)					-				
	When set to 1, indicates a timer interrupt is pending.									
5	Transmitter Interrupt (TXI)									
	When set to 1, indicates a transmitter interrupt is pending.									
4	Receiver Interrupt (RXI)									
	When set to 1, indicates a receiver interrupt is pending. The following conditions clear the Rx interrupt condition.									
	 Reading the Rx Ring Frame Counter Low Register Issuing a RESET, Rx SPECIAL CONDITION INTERRUPT command Clearing the Rx Enable bit HARDWARE REST SOFTWARE RESET 									
3 - 1	Interrupt identification (IID[2:0])									
	These three bits correspond to interrupt identification ID2 - ID0 which provide an alternative method for identifying the interrupt source by indicating the interrupt type and priority level as shown below:									
	Interrupt Type	ID2	ID1	ID0	Priority					
	Rx Special Condition 1. FIFO Overrun 2. Frame Error 3. EOF 4. Rx Abort 5. Sync/Hunt	1	0	0	Highest					
	Rx Data Available	1	0	1	Second					
	Tx Buffer Empty	1	1	0	Third					
	Tx Special Condition 1. FIFO Underrun 2. EOM 3. Early EOM	1	1	1	Fourth					
0	Reserved									
<u> </u>	10001100									

(3) Miscellaneous Control Register (IMISCR)

Address: H'10007102 (Bank 0, Write)

Bit	7	6	5	4	3	2	1	0	
Bit Name	DCS1	DCS0	-	ILOOP	-	-	-	-	
Initial Value	0	0	-	0	-	-	-	-	
R/W	W	W	-	W	-	-	-	-	

Bit	Description								
7 - 6	DMA Channel Select (DCS[1:0]) DMA Channel Select. Specify DMA channel usage.								
	b7 b6 DMA Channel Select								
	0	0	No DMA						
	0	1	DMA Channel for Receive						
	1	0	DMA Channel for Transmit						
	1 1 Reserved								
5	Reser	ved		-					
4	Internal Loop-back (ILOOP)								
	When set to 1, the 4Mbit modem issues a transmit data output signal, which is then internally looped back to its receive data input. This allows for diagnostic testing of the modem transmit and receive data paths.								
3 - 0	Reser	Reserved -							

(4) Rx FIFO Register (IRFR)

Address: H'10007104 (Bank 0, Read)

Bit	7	6	5	4	3	2	1	0
Bit Name	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0
Initial Value	-	-	-	-	-	-	-	-
R/W	R	R	R	R	R	R	R	R

Bit	Description	Default
7 - 0	Receive Data: Used to read receive packet data from Rx FIFO.	-

(5) Tx FIFO Register (ITFR)

Address: H'10007104 (Bank 0, Write)

Bit	7	6	5	4	3	2	1	0
Bit Name	TD7	TD6	TD5	TD4	TD3	TD2	TD1	TD0
Initial Value	-	-	-	-	-	-	-	-
R/W	W	W	W	W	W	W	W	W

Bit	Description	
-----	-------------	--

-

(6) Tx Control 1 Register (ITC1R)

Address: H'10007106 (Bank 0, Read/ Write)

Bit	7	6	5	4	3	2	1	0
Bit Name	RTS	TFRIEN	TFUIEN	TFTL	ADRTS	ACEOM	TIDL	UA
Initial Value	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Description	Default
7	REQUEST TO SEND Control (RTS)	0
	Setting this bit to '1' activates the REQUEST TO SEND signal to the modem. Note: The Tx Enable bit (bit 6 of Master Control Register) must be set, and Tx FIFO must contain transmit data prior to activating RTS.	
	Setting this bit to '0' de-activates the REQUEST TO SEND signal to the modem.	
6	Tx FIFO Ready interrupt Enable (TFRIEN)	0
	Setting this bit to '1' enables Tx FIFO Ready interrupts.	
	Setting this bit to '0' disables Tx FIFO Ready interrupts.	
5	Tx FIFO Underrun/EOM Interrupt Enable (TFUIEN)	0
	Enables Tx FIFO Underrun/EOM Interrupt: Setting this bit to '1' enables FIFO underrun and EOM interrupts.	
4	Tx FIFO Threshold Level Control (TFTL)	0
	Setting this bit to '1' sets the Tx FIFO threshold to half-empty level.	
	Setting this bit to '0' sets the Tx FIFO threshold to not full level.	
	This setting affect timing of DMA request.	
3	Automatic Deactivation REQUEST TO SEND Control (ADRTS)	0
	Setting this bit to '1' enables automatic deactivation of the modem REQUEST TO SEND line at the end of transmission. For back-to-back transmissions, it is desirable that REQUEST TO SEND signal remains active for the entire duration in which packets are transmitted. It is therefore recommended that AUTO RESET RTS should be disabled while running back-to-back transmissions.	

Tx Control 1 Register (ITC1R) [cont'd]

	-	
Bit	Description	Default
2	Automatic Clear EOM Control (ACEOM)	0
	Setting this bit to '1' causes the EOM bit to be cleared automatically when the Tx Status Register is read.	
	Setting this bit to '0' causes the EOM bit to remain set after the Tx Status Register has been read.	
	Only a RESET FIFO UNDERRUN/EOM LATCH command or a hardware reset can clear it.	
1	Tx Idle Control (TIDL)	0
	Setting this bit to '1' causes the TXD output line to remain in the inactive state when the transmitter is idle.	
	Setting this bit to '0' causes the transmitter to transmit continuous flags (1Mbit mode) or continuous preambles (4Mbit mode) when the transmitter is idle.	
0	Underrun Abort (UA)	0
	Underrun Abort: When a FIFO underrun occurs, the software has two options before transmission is terminated. One option is to send an abort sequence to the receiving end. The other option is to transmit a CRC and an ending/stop flag following the transmission of the last data byte in Tx FIFO.	
	Setting this bit to '1' causes the transmitter to transmit an abort sequence when underrun occurs.	
	Setting this bit to '0' causes the transmitter to transmit a CRC and an ending/stop flag immediately following the transmission of the last data byte in Tx FIFO before the underrun condition occurs.	

(7) Tx Control 2 Register (ITC2R)

Address: H'10007108 (Bank 0, Read/ Write)

Bit	7	6	5	4	3	2	1	0
Bit Name	SB	ACRCG	SIP	NSFP	EEIL3	EEIL2	EEIL1	EEIL0
Initial Value	0	1	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Description
-----	-------------

Default

0

1

00

0

7 9	Send	Break	(SB)
-----	------	-------	-----	---

Send Break: Setting this bit to '1' causes the transmitter to transmit zeros.

6 Automatic CRC Generation (ACRCG)

Setting this bit to '1' enables automatic CRC generation of all outgoing packets. The CRC is automatically generated by the transmitter logic and transmitted after the data field, but before the ending flag.

Setting this bit to '0' disables CRC generation. This allows transmission of packets already containing a valid CRC.

5 - 4 SIR Interaction Pulse Control (SIP)

Commands the 4Mbit modem to send a SIR Interaction Pulse based on the bit setting. A '01' bit setting instructs the 4Mbit modem to transmit a SIP at the end of current packet. A '10' bit setting instructs the 4Mbit modem to transmit a SIP immediately, regardless of the modem current activity. Note: SIP control bits are self-clearing.

3 Number of Starting Flags or Preambles (NSFP)

Specifies the number of starting flags or preambles to transmit for a given packet.

Setting this bit to '1' causes only two starting flags or a single preamble to be transmitted per packet.

Setting this bit to '0' causes several starting flags or preambles to be transmitted.

2 - 0	Early EOM Interrupt Level		000			
	Early EOM Interrupt Level:	b2	b1	b0	Early EOM Interrupt Level	
		0	0	0	Interrupt by EOM Only	
		0	0	1	Tx byte Count = 16	
		0	1	0	Tx Byte Count = 32	
		0	1	1	Tx byte Count = 64	
		1	0	0	Tx Byte Count = 128	
		1	0	1	Tx Byte Count = 256	
		1	1	0	Tx Byte Count = 512	
		1	1	1	Tx byte Count = 1024	

(8) Tx Status Register (ITSR)

Address: H'1000710A (Bank 0, Read)

Bit	7	6	5	4	3	2	1	0
Bit Name	-	-	-	-	TFUR	EOM	TFRDY	EEOM
Initial Value	-	-	-	-	0	0	1	0
R/W	-	-	-	-	R	R	R	R

Bit	Description	Default
7 - 4	Reserved	-
3	Tx FIFO Underrun (TFUR)	0
	When set to '1,' indicates Tx FIFO ran out of data before the transmitter could finish transmitting all the data (i.e. Tx FIFO is empty, and the Tx Byte Count value is greater than zero). This bit must be reset by an explicit FIFO UNDERRUN/EOM LATCH command.	
2	End of Message (EOM)	0
	When set to '1,' indicates transmission completed successfully. The EOM interrupt occurs immediately after the CRC and ending flag have been transmitted. If bit 2 of Tx Control 1 Register (Auto Reset EOM) is enabled, the EOM bit will automatically clear when Tx Status is read. The EOM bit can also cleared by a RESET FIFO UNDERRUN LATCH command from the Reset Command Register.	
1	Tx FIFO Ready (TFRDY)	1
	When set to '1,' indicates Tx FIFO is ready for more data transfers. When the bit 6 of Tx Control 1 Register is set, an interrupt is generated whenever this condition becomes true. Alternately, this bit may be polled when the interrupt is disabled. When Tx FIFO is full, this bit is cleared to '0'.	
0	Early EOM (EEOM)	0
	When set to '1,' indicates the Tx Byte Count has reached the count level set by the Early EOM Interrupt Level bits. This bit is cleared by reading Tx Status.	

(9) Rx Control Register (IRCR)

Address: H'1000710C (Bank 0, Read/ Write)

Bit	7	6	5	4	3	2	1	0
Bit Name	RFTL	ACRCC	RADM1	RADM0	SYNIEN	-	RFRIEN	SCIEN
Initial Value	0	1	0	0	0	-	0	0
R/W	R/W	R/W	R/W	R/W	R/W	-	R/W	R/W

Bit	Description	Default						
7	Rx FIFO Threshold Level (RFTL)	0						
	Setting this bit to '1' sets the Rx FIFO threshold to half-full (more than 8 bytes of Receive data are still remaining in FIFO).							
	Setting this bit to '0' sets the Rx FIFO threshold to not empty (more than 1 byte of Receiv data remaining in FIFO).	e						
	This setting affect DMA request timing.							
6	Automatic CRC check (ACRCC)	1						
	Setting this bit to '1' enables automatic CRC checking of all incoming packets.							
	Setting this bit to '0' disables CRC checking. Disabling this bit results in no CRC errors being reported.							
5 - 4	RX Address Mode (RADM[1:0])	00						
	Specify the type of address filtering to apply for determining which receive frames to accept.							
	b5 b4 Rx Address Mode							
	0 0 All packets accepted							
	0 1 Address must match Frame Address Register (FAR)							
	1 0 Address (high nibble) must match FAR							
	1 1 Reserved							
	Note: Packets with a universal address 0x7F are always accepted.							
3	Sync/Hunt Change interrupt Enable (SYNIEN)							
	Enables Sync/Hunt Change interrupt: Setting this bit to 1 enables Sync/Hunt Change interrupts.							
2	Reserved	-						
1	Rx FIFO Ready Interrupt Enable (RFRIEN)	0						
	Setting this bit to '1' enables Rx FIFO Ready interrupts.							
	Setting this bit to '0' disables Rx FIFO Ready interrupts.							
0	Special Condition Interrupt Enable (SCIEN)	0						
	Setting this bit to '1' enables the following special condition interrupts:							
	Overrun							
	Frame Error							
	End of Frame (EOF)							
	Rx Abort Sotting this bit to '0' dischlos the above aposish condition interrupts							
	Setting this bit to '0' disables the above special condition interrupts							

(10) Rx Status Register (IRSR)

Address: H'1000710E (Bank 0, Read)

Bit	7	6	5	4	3	2	1	0
Bit Name	ABORT	CRCER	RFOVF	EOF	RFEM	SYNC	-	-
Initial Value	0	0	0	0	0	1	-	-
R/W	R	R	R	R	R	R	-	-

Bit Description

Default

-

7 Abort Detect (ABORT)

When set to '1', indicates abort sequence detected in the receive data stream of current packet.

In 1Mbit mode, the abort sequence is characterized by seven or more consecutive 1 in the data stream.

In 4Mbit mode, the abort sequence is represented by two (2) or more illegal symbols 0000 after a valid start flag but before a complete stop flag; or an illegal symbol, which is not part of a valid stop flag field, received any time after a valid flag.

6 CRC or Alignment Error (CRCER)

When set to '1', indicates a CRC or alignment error was detected in the incoming data stream. This bit is automatically cleared upon detection of the beginning/start flag of the next incoming packet.

5 RX FIFO Overflow (RFOVF)

When set to '1', indicates the host system was not fast enough removing the data out of Rx FIFO before it overflowed with receive data.

4 End of Frame (EOF)

End of Frame (EOF): When set to '1', indicates an ending/stop flag or abort sequence was detected in the incoming data stream. This bit is automatically cleared upon detection of the beginning/start flag of the next incoming packet.

3 RX FIFO Empty (RFEM)

When set to '1,' indicates Rx FIFO is not empty. When set to '0,' indicates Rx FIFO is empty. When this bit is set, it does not cause an interrupt; rather it is used to unload the FIFO by polling.

Note: Rx FIFO Level (bit 7 of Rx Control Register) has no effect on the Rx Data Available bit.

2 Sync/Hunt Status (SYNC)

When set to '1,' indicates a transition or status change occurred on the internal Sync/Hunt signal. The following conditions cause the Sync/Hunt signal to change states:

- When Enter Hunt Mode command is issued
- Valid SDLC start or stop flag is detected
- Valid preamble or stop flag is detected (4Mbit mode)

If bit 3 of Rx Control Register (Enables Sync/Hunt Change Interrupt bit) is enabled, the setting of Sync/Hunt Change bit causes an interrupt to the host system. Reading the Rx Status Register after the interrupt has occurred clears the Sync/Hunt Change bit. If the bit 3 of Rx Control Register is disabled, reading Rx Status register will directly provide the status of the Sync/Hunt signal and will not clear the Sync/Hunt Change bit.

1-0 Reserved

(11) Reset Command Register (IRSTCR)

Address: H'1000710E (Bank 0, Write)

Bit	7	6	5	4	3	2	1	0	
Bit Name	RSTC3	RSTC2	RSTC1	RSTC0	-	-	-	-	
Initial Value	0	0	0	0	-	-	-	-	
R/W	W	W	W	W	-	-	-	-	

Bit	Descrip	tion				Default		
7 - 4	RESET	Comm	nand:			-		
					nal to the appropriate hardware in order to clear a particular or a general reset.			
	b7	b6	b5	b4	RESET Command			
	0	0	0	1	Enter Hunt Mode			
	0	0	1	0	Reset Rx FIFO Pointer			
0 0 1 1 Reset Rx Special Condition Interrupt					Reset Rx Special Condition Interrupt			
	0	1	0	0	Reset Rx Ring Frame Pointer			
	0	1	0	1	Reset FIFO Underrun/EOM Latch			
	0	1	1	0	Reset Tx FIFO Pointer			
	0	1	1	1	Hardware Reset			
	Note: These bits are self-clearing (i.e. a programmer does not need to reset the RESET Command bit value to 0000).							
3 - 0	Reserve	d				-		

(12) Frame Address Register (IFAR)

Address: H'10007102 (Bank 1, Read/ Write)

Bit	7	6	5	4	3	2	1	0
Bit Name	RFA7	RFA6	RFA5	RFA4	RFA3	RFA2	RFA1	-
Initial Value	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	-

Bit	Description								Default			
7 - 1	Rx Frame Add	Rx Frame Address, A1-A7:										
	Specify the ad	dress	value	that r	nust b	e cont	ained	in the address field of incoming frames.				
	Bit	7	6	5	4	3	2	1				
	Bit Name	A7	A6	A5	A4	A3	A2	A1				
0	Bit 0 is always	0.							-			

(13) Rx Byte Count Low Register (IRBCLR)

Address: H'10007104 (Bank 1, Read)

Bit	7	6	5	4	3	2	1	0
Bit Name	RBC7	RBC6	RBC5	RBC4	RBC3	RBC2	RBC1	RBC0
Initial Value	-	-	-	-	-	-	-	-
R/W	R	R	R	R	R	R	R	R

Bit Description

Default

7 - 0 Rx Byte Count, D0 - D7:

Provides a running count (Low-order value) of the number of bytes of data being received. It is useful when receiving back-to-back packets.

Bit	7	6	5	4	3	2	1	0
Bit Name	e D7	D6	D5	D4	D3	D2	D1	D0

(14) Rx Byte Count High Register (IRBCHR)

Address: H'10007106 (Bank 1, Read)

Bit	7	6	5	4	3	2	1	0
Bit Name	-	-	-	RBC12	RBC11	RBC10	RBC9	RBC8
Initial Value	-	-	-	-	-	-	-	-
R/W	-	-	-	R	R	R	R	R

Bit	Description Def	fault								
7 - 5	Reserved -									
4 - 0	Rx Byte Count, D8 -D12: -									
	Provides a running count (high-order value) of the number of bytes of data being received. It is useful when receiving back-to-back packets.									

	BIT	1	6	5	4	3	2	1	0	
Bit Na	me	-	-	-	D12	D11	D10	D9	D8	

(15) Rx Ring Frame Pointer Low Register (IRRFPLR)

Address: H'10007108 (Bank 1, Read)

Bit	7	6	5	4	3	2	1	0
Bit Name	RFP7	RFP6	RFP5	RFP4	RFP3	RFP2	RFP1	RFP0
Initial Value	-	-	-	-	-	-	-	-
R/W	R	R	R	R	R	R	R	R

Bit Description 7 - 0 Ring Frame Pointer (RFP), D0 - D7: Used in back-to-back packet reception to provide the end-of-packet pointer value.

Bit	7	6	5	4	3	2	1	0
Bit Name	D7	D6	D5	D4	D3	D2	D1	D0

The RFP value is initially set to 0000h. Thus, before receiving the first packet, software should not use the RFP value for any computation.

(16) Rx Ring Frame Pointer High Register (IRRFPHR)

Address: H'1000710A (Bank 1, Read)

Bit	7	6	5	4	3	2	1	0			
Bit Name	RFP15	RFP14	RFP13	RFP12	RFP11	RFP10	RFP9	RFP8			
Initial Value	9 -	-	-	-	-	-	-	-			
R/W	R	R	R	R	R	R	R	R			
Bit D	Description										
7-0 R	Ring Frame Pointer (RFP), D8 - D15:										
L	lsed in back-to	-back packe	et reception	to provide th	e end-of-pa	cket pointer	value.				

		•			•			•
Bit	7	6	5	4	3	2	1	0
Bit Name	D15	D14	D13	D12	D11	D10	D9	D8

HITACHI

Default

(17) Tx Byte Count Low Register (ITBCLR)

Address: H'1000710C (Bank 1, Read/ Write)

Bit	7	6	5	4	3	2	1	0
Bit Name	TBC7	TBC6	TBC5	TBC4	TBC3	TBC2	TBC1	TBC0
Initial Value	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit Description

0 - 7 Tx Byte Count, D0 – D7:

Provide a running count (low-order value) of the number of bytes remaining to be transmitted. Before enabling transmission, software loads this register with the low-order byte length of the data packet. When the counter reaches zero, the transmitter ceases to make DMA requests. Transmission continues until Tx FIFO is depleted.

Default

Bit	7	6	5	4	3	2	1	0
Bit Name	D7	D6	D5	D4	D3	D2	D1	D0

(18) Tx Byte Count High Register (ITBCHR)

Address: H'1000710E (Bank 1, Read/ Write)

Bit	7	6	5	4	3	2	1	0
Bit Name	-	-	-	TBC12	TBC11	TBC10	TBC9	TBC8
Initial Value	-	-	-	1	0	0	0	0
R/W	-	-	-	R/W	R/W	R/W	R/W	R/W

Bit	Description											Default
7 - 5	Reserved											-
4 - 0	Tx Byte Count	t, D8	- D12	:								10000
	Specify the high-order byte length of the data packet to be transmitted. Refer to Tx Byte Count Low Register.											
	Bit	7	6	5	4	3	2	1	0			
	Bit Name	-	-	-	D12	D11	D10	D9	D8			

(19) Infrared Configuration 1 Register (IIRC1R)

Address: H'10007102 (Bank 2, Read/ Write)

Bit	7	6	5	4	3	2	1	0
Bit Name	IRSPD3	IRSPD2	IRSPD1	IRSPD0	IRMOD3	IRMOD2	IRMOD1	IRMOD0
Initial Value	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Descrip	tion				Default
7 - 4	Infrared	Spee	d (IRS	PD[3	:0])	0000
	Specify	the da	ta rate	unde	r 1Mbit FIR modulation.	
	B7	b6	b5	b4	Infrared Speed	
	0	0	0	0	1.152 Mbps	
	0	0	0	1	0.756 Mbps	
	0	0	1	0	0.288 Mbps	
3 - 0	Infrared	Modu	0000			
	Specify	the mo	odulatio	on mo	ode of infrared communication.	
	b3	b2	b1	b0	Infrared Modulation	
	0	0	0	0	HP-SIR	
	0	0	0	1	Sharp ASK	
	0	0	1	0	1.152 Mbps IrDA	
	0	0	1	1	Reserved	
	0	1	0	0	4 Mbps IrDA	

Rev. 3.0, 03/01, page 147 of 390

(20) Infrared Transceiver Control Register (IIRTCR)

Address: H'10007104 (Bank 2, Read/ Write)

Bit	7	6	5	4	3	2	1	0
Bit Name	-	-	DFREQ	MODSEL	ECHO	-	TXDF	-
Initial Value	-	-	0	0	0	-	0	-
R/W	-	-	R/W	R/W	R/W	-	R/W	-

Bit	Description	Default
7 - 6	Reserved	-
5	High/Low Data frequency (DFREQ)	-
	When an HP-like transceiver is selected in the configuration register, high or low infrared data frequency is determined by this bit.	
	Setting this bit to '1' causes the low frequency pin RX# to become the receiving source.	
	Setting this bit to '0' causes the high frequency pin RX2# to become the receiving source.	
	When an IBM-like transceiver is selected in the configuration register, this bit will be invalidated.	
4	Mode Select (MODSEL)	-
	When an IBM-like transceiver is selected in the configuration register, mode select function will be present on the MODSEL pin.	
	Setting this bit to '1' causes the external MODSEL pin to be high.	
	Setting this bit to '0' causes the external MODSEL pin to be low.	
	When an HP-like transceiver is selected in the configuration register, this bit will be invalidated.	
3	Echo On (ECHO)	-
	Setting this bit to '1' sets the optical loopback feature. This bit is set to 0 on power-up.	
2	Reserved	-
1	TXD Force (TXDF)	-
	This bit works together with Mode Select bit (bit 4) to switch the receiving mode between SIR and FIR for IBM-like transceiver,	
	Setting this bit to '1' causes the external TXD pin to become asserted.	
	Setting this bit to '0' causes the external TXD pin to become unasserted.	
	Note: This bit must be set to '0' for normal operation.	
0	Reserved	-

(21) Infrared Configuration 2 Register (IIRC2R)

Address: H'10007106 (Bank 2, Read/ Write)

Bit	7	6	5	4	3	2	1	0
Bit Name	ACEN	-	-	-	CCTRL1	CCTRL0	DSIRI	DFIRI
Initial Value	0	-	-	-	0	0	0	0
R/W	R/W	-	-	-	R/W	R/W	R/W	R/W

Bit Description

Default

7, 3, 2 4M pulse auto-chopping mechanism (ACEN, CCTRL1, CCTRL0)

These bits control the 4M pulse auto-chopping mechanism. This feature handles transceivers which deliver single pulses that exceed the 165ns maximum supported by the 4M demodulator. When autochop is enabled, the circuit measures a typical pulse which during a frame preamble sequence and adjusts the chopping level accordingly. The error threshold can be adjusted by using the chop control bits (CCTRL0 and CCTRL1). The recommended setting for 4M mode is ACEN=1, CCTRL1=CCTRL0=0. These bits are reset to 0 on power-up. If this feature is used, the software must set these bits accordingly when entering 4M mode and reset them when leaving 4M mode. Chopping operation with the autochop enable bit reset is provided for diagnostic tests of the transceiver and is not recommended for normal operation where pulse widths can vary significantly.

The setting and their effects are:

Autochop Enable

/ CCTRI 1 / CCTRI 0

CCTRL1 / CCTR	L0 Effect
000	Chopping circuit is disabled
001	Extend the single pulse width tolerance to 187ns.
	Back-to-back pulses must be greater than 209ns.
010	Extend the single pulse width tolerance to 229ns.
	Back-to-back pulses must be greater than 249ns.
011	Extend the single pulse width tolerance to 208ns.
	Back-to-back pulses must be greater than 229ns.
	Autochop enabled with maximum tolerance for error.
	Back-to-back pulses must be 62ns longer than a single pulse sample.
101	Autochop enabled with less tolerance for error. Back-to-back pulses must be 42ns longer than a single pulse sample.
110	Autochop enabled with zero tolerance for error. Back-to-back pulsed must be 42ns longer than a single pulse sample.
111	Autochop enabled with zero tolerance for error. Back-to-back pulses must be longer than a single pulse sample. Digital transceiver with Rx signal in synchronous with 48MHz clock.

6 - 4 Reserved

1	Disables SIR Interrupt (DSIRI) -
	Setting this bit to '1' causes SIR interrupt request to be masked.
0	Disables FIR Interrupt (DFIRI) -
	Setting this bit to '1' causes FIR interrupt request to be masked.

_

(22) Timer Register (ITMR)

Address: H'10007108 (Bank 2, Read/ Write)

Bit	7	6	5	4	3	2	1	0
Bit Name	TMR7	TMR6	TMR5	TMR4	TMR3	TMR2	TMR1	TMR0
Initial Value	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit Description

7 - 0

Default

Timer value, D0 - D7: Specify the initialization value for the down counter. The counter has a period of 128us. When the counter reaches zero, an interrupt is generated.

Bit	7	6	5	4	3	2	1	0
Bit Name	D7	D6	D5	D4	D3	D2	D1	D0

(23) Infrared Configuration 3 Register (IIRC3R)

Address: H'1000710A (Bank 2, Read/ Write)

Timer value (TMR[7:0])

Bit	7	6	5	4	3	2	1	0
Bit Name	SCDIEN	SCD	-	-	-	-	TMIEN	ТМІ
Initial Value	0	0	-	-	-	-	0	0
R/W	R/W	R/W	-	-	-	-	R/W	R/W

Bit	Description	Default						
7	Enables Sharp CD Interrupt (SCDIEN)							
	Setting this bit to 1, enables Sharp Carrier Detect interrupts.							
6	Sharp Carrier Detect (SCD)	-						
	When set to 1, this READ-only status bit indicates a 500KHz Sharp ASK carrier has been detected. To clear the interrupt, software must write a 1 to this bit.							
5 - 2	Reserved	-						
1	Enables Timer Interrupt (TMIEN)	-						
	Setting this bit to 1 enables Timer Interrupt.							
0	Timer Interrupt (TMI)	-						
	When set to 1, indicates a timer interrupt is pending. To clear the interrupt, software must write a 1 to this bit. This bit is self-clearing.							

(24) SIR Register (ISIRR)

Address: H'10007120 (Read/ Write)

Bit	7	6	5	4	3	2	1	0
Bit Name	-	-	-	-	-	-	SLOOP	SIRMOD
Initial Value	-	-	-	-	-	-	0	1
R/W	-	-	-	-	-	-	R/W	R/W

Bit	Description	Default						
7 - 2	Reserved	-						
1	SIR Loop-back (SLOOP)	0						
	Sets this bit to 1 to enable SIR loop back mode. Sets this bit to 0 to enable SIR Normal mode.							
0	SIR Module Select (SIRMOD)	1						
	Sets this bit to 1, IrDA module only supports HP-SIR modulation and uses low frequency (SIR-CLK 1.8432MHz) clock. Sets this bit to 0, IrDA module supports 4M mode, and uses IRCLK (48MHz) clock.	3						

(25) FIR Configuration Register (IFIRCR)

Address: H'100071E0 (Read/ Write)

Bit	7	6	5	4	3	2	1	0
Bit Name	-	-	-	-	-	RX2_PP	RX_PP	TMODE
Initial Value	-	-	-	-	-	0	0	0
R/W	-	-	-	-	-	R/W	R/W	R/W

Bit	Description	Default
7 - 3	Reserved	0
2	RX2# Pull_up (RX2_PP)	0
	Setting this bit to 1 enables the pull-up function for MODSEL/RX2#.	
	Setting this bit to 0 disables the pull-up function for MODSEL/RX2#.	
1	RX# Pull_up (RX_PP)	0
	Setting this bit to 1 enables the pull-up function for RX#.	
	Setting this bit to 0 disables the pull-up function for RX#.	
0	Transceiver Mode (TMODE)	0
	When this bit is set to '1', IBM-mode transceiver is supported.	
	When this bit is reset to '0', HP-mode transceiver is supported.	

(26) Timing Control Register (ITMCR)

Address: H'100071F0 (Read/ Write)

Bit	7	6	5	4	3	2	1	0
Bit Name	-	-	-	-	-	TMCR2	TMCR1	TMCR0
Initial Value	-	-	-	-	-	1	1	0
R/W	-	-	-	-	-	R/W	R/W	R/W

Bit	Description	Default
7 - 3	Reserved	0
0-2	Timing Control (TMCR[2:0])	
	These three bits TMCR[2:0] are used to adjust the timing for different CKIO frequency rates.	
	3'b000, 3'b001 : Set as CKIO frequency is 12.5MHz.	
	3'b010 : Set as CKIO frequency is 25MHz.	
	3'b011 : Set as CKIO frequency is 30MHz.	
	3'b100 : Set as CKIO frequency is 40MHz.	
	3'b101 : Set as CKIO frequency is 50MHz.	
	3'b110 : Set as CKIO frequency is 66MHz.	
	3'b111 : Reserved.	

11.3 FIR Transmit Operation

T1: Setup Phase:

- (1) Set up Tx Control Registers for Transmitting options.
 - a. Set DCS[1:0] in IMISCR to select DMA channel for Transmit. (Set 80h to IMISCR)
 - b. Set SIP[1:0] and NSFP in ITC2R to send a SIR Interaction Pulse and decide the number of starting flags or preamble. (Set 58h to ITC2R)
 - c. Set RSTC[3:0] in IRSTCR to reset Tx FIFO pointer. (Set 60h to IRSTCR)
 - d. Set BKSEL[4:0] to select Bank 2 register. (Set 02h to IMSTCR)
 - e. Set IRMOD[3:0] and IRSPD[3:0] in IIRC1R to specify the modulation rate. (Set 04h to IIRC1R)
- (2) Load the byte count to the Tx Byte Count Register.
 - a. Set BKSEL[4:0] to select Bank 1 register. (Set 01h to IMSTCR)
 - b. Write the transmit byte counts into ITBCLR and ITBCHR.
- (3) Set up the host DMA controller channel 0 and the Tx packet.
- (4) Set RTS and Transmitter Enable bits.
 - a. Set IEN, TXEN and BKSEL[4:0] in IMSTCR to enable FIR interrupt, Transmitter and select bank 0. (Set c0h to IMSTCR)
 - b. Set RTS, TFRIEN, TFUIEN, TFTL, ADRTS, TIDL and UA in ITC1R to start to transmit data. RTS is used to activate the REQUEST TO SEND and start transmission. TFRIEN enables Tx FIFO Ready interrupt request, TFUIEN enables Tx FIFO underrun/EOM interrupt request and TFTL controls Tx FIFO Threshold level. ADRTS automatically deactives the REQUEST TO SEND, TIDL controls Tx Idle state and UA specifies the FIFO underrun sequence. (Set fbh to ITC1R)

T2: Startup Phase:

- (1) RTS is active. If no carrier is detected (Rx doesn't receive data), then the transmitter begins to transmit.
- (2) DMA request is activated if DMA is enabled. The Tx FIFO is being filled with transmitted data. If DMA is not enabled, Write Tx FIFO command can be used. (Write data to ITFR)
- (3) If the NSFP bit in ITC2R is 0, the transmitter starts sending start flags (1M) or Preambles (4M) until the Tx FIFO is half filled (8 bytes). If the NSFP bit is 1, the transmitter waits until the Tx FIFO is half filled, then sends two (2) start flags (1M mode) or preambles and one (1) Start Flag (4M mode).

T3: Data Send Phase:

- (1) The transmitter starts sending data stored in the FIFO.
- (2) DMA request to the host is active when FIFO is not full.

Rev. 3.0, 03/01, page 153 of 390

T4: End of Transmission

- (1) The byte Counter counts down to 0.
- (2) DMA request stops. The transmitter sends out the remaining data in the FIFO.
- (3) CRC generator inverts the CRC and sends it out.
- (4) Closing Flag is sent. EOM latch is set, and Interrupt is activated.

T5: Idle Phase:

- (1) The transmitter continues sending '1's or Flags (1M)/Preambles (4M) depending on TIDL bit in ITC1R.
- (2) The host reads ITSR to check for transmission completion status.
- (3) Reset EOM, Transmitter Enable and RTS bits.
 - a. Set RSTC[3:0] in IRSTCR to reset FIFO EOM latch. (Set 50h to IRSTCR)
 - b. Reset TXEN in IMSTCR to disable Transmitter. (Set 00h to IMSTCR)
 - c. RTS is automatically deactivated depending on ADRTS in ITC1R.
- (4) End of transmission.

11.4 FIR Receive Operation

Receiving logic facilities:

- (1) Receive control circuitry.
- (2) Rx Byte Count Register to keep track of received bytes.
- (3) Rx FIFO, 16 x 11 bits 8-bit data + 3-bit status: Frame Error, Abort and End Of Frame.
- (4) Rx Ring Frame Counter to keep track of the Rx byte number in the host Rx buffer.
- (5) Rx Ring Frame Pointer which points to the last byte of the last received packet in the host Rx buffer.

T1: Setup Phase:

- (1) Set Rx control Register for receiving options.
 - a. Set DCS[1:0] in IMISCR to select DMA channel for Receive. (Set 40h to IMISCR)
 - b. Set Rx interrupt enable bits in IRCR to enable interrupt requests. (Set 4bh to IRCR)
 - c. Set RSTC[3:0] in IRSTCR to reset Rx FIFO pointer. (Set 20h to IRSTCR)
 - d. Set BKSEL[4:0] to select Bank 2 register. (Set 02h to IMSTCR)
 - e. Set IRMOD[3:0] and IRSPD[3:0] in IIRC1R to specify the modulation rate. (Set 04h to IIRC1R)
 - f. Set ACEN, CCTRL[1:0] in IIRC2R to enable auto-chopping circuit. (Set f0h to IIRC2R)
- (2) Set up the host DMA controller channel 0.

Rev. 3.0, 03/01, page 154 of 390

(3) Set Receiver Enable bit.

Set IEN and RXEN to enable FIR interrupt and Receiver. (Set a0h to IMSTCR)

(4) FIR mode logic detects Carrier, receive clock starts running. If consecutive '1's are received, the receive clock may not be synchronized with the incoming data.

T2: Flag(s)/Preambles Detection:

- (1) When the Start flag is detected, all counters in the receiver are initialized. Characters can be recognized from this point on.
- (2) '0' deletion starts for 1M-bit mode only.

T3: Address Matching:

(1) The first non-flag byte after the starting flag is the address. Depending on the address mode option (RADM[1:0] in IRCR), the frame can be rejected or started for receiving. If the frame is rejected, the receiver will look for the next Start flag and another address match.

T4: Data Receiving:

- (1) When a data byte is received, the data and the three status bits are stored in the Rx FIFO.
- (2) If DMA is enabled, DMA request is activated when the FIFO threshold level is reached. DMA request continues until all data stored in the FIFO have been transferred to the host receive buffer. However, the three status bits in the FIFO will not be transferred to the host.
- (3) If DMA is not used, the READ Rx FIFO command can be used. (Read data from IRFR) Read the status bits first, then read the data byte. If EOF or Abort is set to 1, the data byte just read is the last byte of the packet. If the FIFO is still not empty, the next entry is the beginning of another packet.
- (4) Rx Byte Counter and Rx Ring Frame counter increase accordingly.

T5: Closing Flag:

- (1) End Of Frame bit will be set when the closing flag is detected.
- (2) CRC pattern is checked. Frame error is set if CRC is wrong.

T6: Post Frame Phase:

(1) DMA request continues until all the received data in the FIFO have been transferred. Two more bytes in the following format will be stored in Rx FIFO and transmitted to the host receive buffer:

First byte: 7 - 0, Byte count 7 to 0

Second byte: 7 - Abort

- 6 Frame Error
- 5 Overrun

4 to 0 - Byte Count 1

- (2) DMA de-activates.
- (3) Rx Ring Frame Pointer is updated pointing to the second byte above that has been successfully stored in the host Rx buffer.
- (4) If DMA is not used, the last two bytes will not be stored in the FIFO. The status bit EOF will be set at the last Frame Check byte received.
- (5) Repeat steps T2 through T6 if receiving continuous frame is required.
- (6) The host reads IRSR to check for receive completion status.

11.5 Example of Initialization and Programming Procedure for HP-SIR

1. Enable HP-SIR:

For HP-SIR, SHARP-ASK and 4M mode FIR (use 48 MHz clock):

- (1) Set BKSEL[4:0] to select Bank 2 register. (Set 02h to IMSTCR)
- (2) Set IRMOD[3:0] in IIRC1R to select HP-SIR mode. (Set 00h to IIRC1R)
- (3) Set SIRMOD in ISIRR to select FIR MODEM. (Set 00h to ISIRR)

For HP-SIR only (use 1.8432MHz clock):

(1) Set SIRMOD in ISIRR to select HP-SIR MODEM. (Set 01h to ISIRR)

2. Set UART portion of FIR module baud rate

- (1) Set DLAB (Set 87h to IrLCR)
- (2) Set baud rate to 115.2K (Set 01h to IrDLL and 00h to IrDLM)

3. Enable Interrupt

- (1) Set DLAB = 0 (Set 07h to IrLCR)
- (2) Enable transmitting data interrupt (Set 02h to IrIER)
- (3) Enable modem interrupts (Set 08h to IrMCR)

4. Fill data into UART

Write data to IrTBR. (Set aah to IrTBR)

5. Observe the waveform on the pin (TXD) and IRQ0#

Rev. 3.0, 03/01, page 156 of 390

Section 12 UART

12.1 Overview

The UART module is 16550 compatible. This module performs the serial to parallel conversion on received data, and parallel to serial conversion on transmitted data. Individually, they contain a programmable baud rate generator that is capable of dividing the input clock by a number from 1 to 65535; the data rate of each can also be programmed from 115.2K baud down to 50 baud. The c haracter options are programmable for 1 start bit; 1, 1.5, or 2 stop bits; even, odd, stick or no parity; and privileged interrupts. The HD64465 provides two UART ports.

12.2 Features

- Programmable FIFO or character mode
- In FIFO mode 16-byte FIFO buffer on the transmitter and receiver
- Add or delete standard asynchronous communication bits (start, stop, parity) to or from serial data.
- The programmable Baud rate generator allows the division of input clock by 1 to 2¹⁶-1 and generates internal 16X clock
- MODEM control function (CTS#, RTS#, DTR#, DSR#, RI#, DCD#)
- Fully programmable serial-interface characteristics:
- 5, 6, 7 or 8 bit characters
- Even, odd, forced 0/1 or no parity bit generation and detection
- 1 ¹/₂, or 2 stop bit generation
- Baud rate generation (Dc to 115.2K baud)
- False start bit detection
- Two UART ports are provided (UART0 and UART1)

Rev. 3.0, 03/01, page 157 of 390

12.3 Serial Channel Register Description

Register	DLAB*	Address	READ	WRITE
Data	0	Base+h0000	URBR (Receiver Buffer Register)	UTBR (Transmitter Buffer Register)
Control	0	Base+h0002	UIER (Interrupt Enable Register)	UIER
	Х	Base+h0004	UIIR (Interrupt identification Register)	UFCR (FIFO Control Register)
	Х	Base+h0006	ULCR (Line Control Register)	ULCR
	Х	Base+h0008	UMCR (Modem Control Register)	UMCR
	1	Base+h0000	UDLL (Divisor Latch LSB)	UDLL
	1	Base+h0002	UDLM (Divisor Latch MSB)	UDLM
Status	Х	Base+h000A	ULSR (Line Status Register)	ULSR
	Х	Base+h000C	UMSR (Modem Status Register)	UMSR
	Х	Base+h000E	USCR (Scratch Pad Register)	USCR

Table 12.1 Serial Channel Registers

Notes: 1. DLAB* is bit 7 of the Line Control Register.

2. UART0 base address = H'10008000

12.3.1 Data Register

UTBR and URBR each hold from five to eight data bits. If the transmitted data is less than eight bits, it aligns to the LSB. Either received or transmitted data is buffered by a shift register and is latched first by a holding register. The bit 0 of any word is first received and transmitted.

(1) URBR (READ only)

This register receives and holds the entering data. It contains a non-accessible shift register which converts the incoming serial data stream to a parallel 8 bit word.

(2) UTBR (WRITE only)

This register holds and transmits the data via a non-accessible shift register. It converts the outgoing parallel data to a serial stream before transmission.

Rev. 3.0, 03/01, page 158 of 390

12.3.2 Control Registers: UIER, UIIR, UFCR, UDLL, UDLM, ULCR, UMCR

(1) UIER (READ/WRITE)

UIER is used to enable (or disable) four active high interrupts that activate the interrupt outputs, with its lower four bits: bit 0~bit 3.

Bit	Description	Default
7 - 4	These bits are always "0".	0
3	Sets this bit high to enable the Modem Status Interrupt when one of the Modem Status Registers changes its bit state.	0
2	Sets this bit high to enable the Receiver Line Status Interrupt, which is caused when Overrun, Parity, Framing or Break occurs.	0
1	Sets this bit high to enable the Transmitter Holding Register Empty Interrupt.	0
0	Sets this bit high to enable the Received Data Available Interrupt (and Time-out Interrupt in the FIFO mode).	0

(2) UIIR (READ only)

This register facilitates the host CPU to determine interrupt priority and its source. The priority of four existing interrupt levels is as follows:

- 1. Received Line Status (highest priority)
- 2. Received Data Ready
- 3. Transmitter Holding Register Empty
- 4. Modem Status (lowest priority)

When a privileged interrupt is pending and the type of interrupt is stored in the UIIR which is accessed by the Host, the serial channel holds back all interrupts and indicates the highest priority pending interrupts to the Host. Any new interrupts will not be acknowledged until the Host access finishes. The contents of the UIIR are described in the table on the next page.

Mode	Register			Interrupt Set and Reset Functions				
Bit 3	Bit 2	Bit 1	Bit 0	Priority Level	Interrupt Type	Interrupt Source	Interrupt RESET Control	
0	Х	Х	1	-	None	None	-	
0	1	1	0	First	Receiver Line Status	OE, PE, FE, or BI	ULSR READ	
0	1	0	0	Second	Received Data Available	Received Data Available	URBR Read or FIFO drops below the trigger level	
1	1	0	0	Second	Character Timer- out Indication	No characters have been removed from or input to the RCVR FIFO during the last 4 character times, and there is at least 1 character in it at this time.	URBR READ	
0	0	1	0	Third	Transmitter Holding Register Empty	Transmitter Holding Register Empty	UIIR READ if THRE is the Interrupt Source or THR write	
0	0	0	0	Fourth	Modem Status	CTS#, DSR#, RI#, DCD#	UMSR READ	
Note:	X = N	lot Defii	ned					
Bit	Des	scriptio	n				Default	
7, 6	Are	set whe	en UFCF	R(0)=1			-	

In non-FIFO mode, this bit is a logic 0. In the FIFO mode this bit is set along with bit 2

environment, with a logic 0 state. When this happens, UIIR contents may be used as a

Is used to indicate a pending interrupt in either a hard-wired prioritized or polled

0

-

-

_

Table 12.2 Interrupt Identification Register

Interrupt Identification

FIFO

5, 4

2, 1

0

3

Rev. 3.0, 03/01, page 160 of 390

Always logic 0

when a time-out Interrupt is pending.

Are used to identify the highest priority pending interrupt.

pointer to the appropriate interrupt service routine.

(3) UFCR (WRITE only)

This register is used to enable, clear the FIFO, and set the RCVR FIFO trigger levels.

Bit	Description			Default			
7, 6	These bits set the trigger levels for the RCVR FIFO interrupt.						
	UFCR(7)	UFCR(6)	RCVR FIFO Trigger Level				
	0	0	1 byte				
	0	1	4 bytes				
	1	0	8 bytes				
	1	1	14 bytes				
5, 4	Reserved			-			
3	This bit doesn't affect the Serial Channel operation. RXRDY and TXRDY functions are not - available on this controller.						
2	This self-clearing bit clears all contents of the XMIT FIFO and resets its related counter to - 0 by a logic "1".						
1	Setting this self-clearing bit to logic 1 clears all contents of the RCVR FIFO and resets its - related counter to 0 (except the shift register).						
0	XMIT and RCVR FIFO are enabled when this bit is set high. XMIT and RCVR FIFO will be - disabled and cleared when this bit is cleared to low. This bit has to be a logic 1 if the other bits of the UFCR are written to or they will not be properly programmed. When this register changes to non-FIFO mode, all contents will be cleared.						

(4) Divisor Latches (READ/WRITE)

There are two 8-bit Divisor Latches (UDLL and UDLM) which store the divisor in a 16-bit binary format. They are loaded during initialization to generate a desired Baud Rate.

Baud Rate Generator (BRG)

Each serial channel contains a programmable BRG which can take any clock input (from DC to 8 MHz) to generate standard ANSI/CCITT bit rates for the channel clocking, with an external clock oscillator. The UDLL or UDLM is a number of 16-bit format, providing the divisor range from 1 to 2^{16} to obtain the desired baud rate. The output frequency is 16X data rate.

(5) Scratch Pad Register (READ/WRITE)

This 8-bit register does not control the operation of UART in any way. It is intended as a scratch pad register to be used by programmer to temporarily hold general-purpose data.

Rev. 3.0, 03/01, page 161 of 390

Desired Baud Rate	Divisor Used	
50	2304	
75	1536	
110	1047	
134.5	857	
150	768	
300	384	
600	192	
1200	96	
1800	64	
2000	58	
2400	48	
3600	32	
4800	24	
7200	16	
9600	12	
19200	6	
38400	3	
57600	2	
115200	1	

Table 12.3 Baud Rates Using (9.216MHz/5) Clock

(6) ULCR (READ/WRITE)

ULCR controls the format of the data character and gives the information of the serial line.

Bit	Description	Default
7	Divisor Latch Access Bit: Must be set high to access the Divisor Latches of the baud rate generator during read or write operations. It must be set low to access the Data Register (URBR and UTBR) or the Interrupt Enable Register.	-
6	Break Control: Forces the Serial Output (SOUT) to the spacing state (logic 0) by a logic 1, and this state will remain until a low level resetting ULCR(6), enabling the serial port to alert the terminal in a communication system.	-
5	Stick Parity Bit: When this bit and ULCR(3) are high at the same time, the parity bit is transmitted and then detected by receiver, in opposite state by ULCR(4) to force the parity to a known state and to check the parity bit in a known state.	-
4	Even Parity Select (EPS): When parity is enabled (ULCR(3)=1), ULCR(4)=0 selects odd parity, and ULCR(4)=1 selects even parity.	-

ULCR (READ/WRITE) [cont'd]

Bit	Description			Default
3	Parity Enable (PEN): A parity bit, between the last data word bit and stop bit, will be - generated or checked (transmit or receive data) when ULCR(3) is high.			-
2		ct (STB): Spec s the following:	ifies the number of stop bits in each serial character,	-
	ULCR(2)	Word Length	No. of Stop Bits	
	0	-	1	
	1	5	bits 1.5	
	1	6	bits 2	
	1	7	bits 2	
	1	8	bits 2	
	Note: The receiver will ignore all stop bits beyond the first, regardless of the number use in transmission.			
1 - 0			Bit 0 (WLS 0): Bit 1: Word Length Select Bit 1 (WLS 1). each serial character, encoded as the following:	-
	ULCR(1)	ULCR(0) V	Nord Length	
	0	0	5 bits	
	0	1	6 bits	
	1	0	7 bits	
	1	1	8 bits	

(7) UMCR (READ/WRITE)

Controls the interface with the modem or data set (or device emulating a modem).

Table 12.4 Modem Control Register Bits

MCR Bits	Logic 1	Logic 0
MCR(7) 0		
MCR(6) 0		
MCR(5) 0		
MCR(4) Loop	Loop Enabled	Loop Disabled
MCR(3) Interrupt (INT) Enable	INT Enabled	INT Disabled
MCR(2) 0		
MCR(1) Request to Send (RTS#)	RTS# Output Low	RTS# Output High
MCR(0) Data Terminal Ready (DTR#)	DTR# Output Low	DTR# Output High

(7) UMCR (READ/WRITE) [cont'd]

Bit	Description	Default
7 - 5	Are always low	0
4	Provides a loopback feature for diagnostic test of the serial channel when it is set high. Serial Output (SOUT) is set to the Marking State Shift Register output Loops back into the Receiver Shift Register. All Modem Control inputs (CTS#, DSR#, RI# and DCD#) are disconnected, the four Modem Control inputs and forced to inactive high. The transmitted data is immediately received, allowing the processor to verify the transmit and receive data path of the serial channel.	0
3	Is the Output 2 bit and enables the serial port interrupt output by a logic 1.	0
2	Controls the Output 1 bit, which does not have an output pin and can only be read or written by the CPU.	0
1	Controls the Request to Send (RTS#) which is in an inverse logic state with that of UMCR(1).	-
0	Controls the Data Terminal Ready (DTR#) which is in an inverse logic state with that of the UMCR(0).	-

12.3.3 Status Register ULSR and UMSR

(1) ULSR (READ/WRITE)

This register provides status indications and is usually the first register read by the CPU to determine the cause of an interrupt or to poll the status of each serial channel. The contents of the ULSR are described below:

Bit	Description	Default
7	In 16450 mode, this bit is always 0. In the FIFO mode, it is set high when there is at least one parity error, framing or break interrupt in the FIFO. This bit is cleared when the CPU reads ULSR, if there are no subsequent errors in the FIFO.	0
6	This READ-only bit indicates that the Transmitter Holding Register and Transmitter Shift Register are both empty; otherwise, this bit is "0". It has the same function in the FIFO mode.	-
5	Transmitter Holding Register Empty (THRE). This READ-only bit indicates that the UTBR is empty and ready to accept a new character for transmission. It is set high when a character is transferred from the THR into the Transmitter Shift Register, causing a priority 3 UIIR interrupt which is cleared by a read of UIIR. In the FIFO mode, it is set when the XMIT FIFO is empty and it is cleared when at least one (1) byte is written to the XMIT FIFO.	
4	Break Interrupt (BI) status bit indicates that the last received character was a break character. The break interrupt status bit will be asserted only when the last received character, parity bits and stop bits are all break bits. When any of these error conditions is detected (ULSR(1) to ULSR(4)), a Receiver Line Status interrupt (priority 1) will be produced in the UIIR, with the UIER(2) previously enabled.	-
3	Framing Error (FE) bit, a logic 1, indicates that the stop bit in the received character was not valid. It is reset low when the CPU reads the contents of ULSR.	-

ULSR (READ/WRITE) [cont'd]

Bit	Description	Default
2	Indicates the parity error (PE) with a logic 1 indicating that the received data character does not have the correct even or odd parity, as selected by ULCR(4). It will be reset to "0" whenever the ULSR is read by the CPU.	-
1	Overrun Error (OE) bit which indicates by a logic 1 that the URBR has been overwritten by - the next character before it had been read by the CPU. In the FIFO mode, the OE occurs when the FIFO is full and the next character has been completely received by the Shift Register. It will be reset when the SR is read by CPU.	
0	Data Ready (DR) bit logic "1", which indicates a character has been received by URBR, and logic "0" indicating all of the data in URBR or RCV FIFO has been read.	-

Table 12.5 Line Status Register Bits

LSR Bits	Logic 1	Logic 0
LSR(7) PE/FE/BI (FIFO mode)	Error	No error
LSR(6) Transmitter Empty(TEMT)	Empty	Not empty
LSR(5) Transmitter Holding Register Empty(THRE)	Empty	Not empty
LSR(4) Break Interrupt(BI)	Break	No break
LSR(3) Framing Error(FE)	Error	No error
LSR(2) Parity Error(PE)	Error	No error
LSR(1) Overrun Error(OE)	Error	No error
LSR(0) Data Ready(DR)	Ready	Not ready

Rev. 3.0, 03/01, page 165 of 390

(2) UMSR (READ/WRITE)

This 8-bit register provides current state of the control lines from modems or peripheral devices. In addition to this current state information; bits 7~ 4 can provide change information when a modem control input changes state. It will be reset to low when the Host reads the UMSR.

Bit	Description	Default
7	Data Carrier Detect (DCD#): Indicates the complement status of Data Carrier Detect input. If bit 4 of UMCR is 1, this bit is equivalent to OUT2 of the UMCR.	-
6	Ring Indicator (RI#): Indicates the complement to the RI# input. If bit 4 of UMCR is 1, this bit is equivalent to OUT1 in the UMCR.	} -
5	Data Set Ready (DSR#): Indicates the modem is ready to provide received data to the serial channel receiver circuitry. If the serial channel is in the loop mode (bit 5 of UMCR is 1), this bit is equivalent to DTR# in the UMCR.	-
4	Clear to Send (CTS#): Indicates the complement of CTS# input. If the serial channel is in the loop mode (bit 4 of UMCR is 1), this bit is equivalent to RTS# in the UMCR.	-
3	Delta Data Carrier Detect (DDCD): Indicates that the DCD# input state has been changed since the last time read by the Host.	-
2	Trailing Edge of Ring Indicator (TERI): Indicates that the RI input state to the serial channel has been changed from a low to high since the last time read by the Host. The change to logic 1 doesn't activate the TERI.	-
1	Delta Data Set Ready (DDSR): A logic "1" indicates that the DSR# input to the serial channel has changed state since the last time it was read by the Host.	-
0	Delta Clear to Send (DCTS): This bit indicates that the CTS# input state to the serial channel has been changed since the last time it was read by the Host	-

Table 12.6 Modem Status Register Bits

Bit	Mnemonic	Logic 0	
7	DCD#	Data Carrier Detect	
6	RI#	Ring Indicator	
5	DSR#	Data Set Ready	
4	CTS#	Clear To Send	
3	DDCD	Delta Data Carrier Detect	
2	TERI	Trailing Edge of Ring Indicator	
1	DDSR	Delta Data Set Ready	
0	DCTS	Delta Clear to Send	

12.4 Reset

Reset of UART should be held to an idle mode reset high for 500ns until initialization, which causes the following:

- 1. Initialization of the transmitter and receiver internal clock counters.
- 2. Resetting all bits of ULSR, (except ULSR(5) and ULSR(6), THRE and TEMT (they are set only by a hardware reset), all bits of UMCR and all corresponding discrete lines, memory and logic elements. Before resetting, UART remains in the idle mode until programmed.

 Table 12.7
 Reset Control of Register and Pinout Signals

Register/Signal	Reset Control	Reset Status
Interrupt Enable Register	Reset	All bits Low
Interrupt Identification Register	Reset	Bit 0 is high and bits 1-7 are low
FIFO Control Register	Reset	All bits Low
Line Control Register	Reset	All bits Low
Modem Control Register	Reset	All bits Low
Line Status Register	Reset	Bits 5, 6 are high, others are low.
Modem Status Register	Reset	Bits 7-4 input signals, bits 0-3 low
SOUT	Reset	High
RTS#, DTR#	Reset	High

12.5 Programming

Serial channel is programmed by control registers whose contents define the character length, number of stop bits, parity, baud are modem interface. Even though the control register can be written in any order, the UIER should be the last because it controls the interrupt enables. After the port is programmed, these registers can still be updated whenever the port is not transferring data.

12.5.1 Programming Sequence

UART module in Intelligent Peripheral Controller is compatible with standard 16550. The following is standard 16550 compatible component register access sequence.

For access URBR/UTBR:

- 1. Set bit 7 of the ULCR register to '0"
- 2. Access URBR/UTBR

For Access UIER:

- 1. Set bit 7 of the ULCR register to "0"
- 2. Access UIER

For Access UDLL/UDLM:

- 1. Set bit 7 of the ULCR register to "1"
- 2. Access UDLL/UDLM

12.6 Software Reset

This method allows returning to a completely known state without a system reset. It consists of writing the required data to the ULCR, UDLL, UDLM and UMCR. The ULSR and URBR must be read before enabling interrupts in order to clear any residual data or status bits which may be invalid for subsequent operations.

12.7 Clock Input Operation

The input frequency of the Serial Channel is 48MHz/26, not exactly 1.8432MHz.

Rev. 3.0, 03/01, page 168 of 390

12.8 FIFO Interrupt Mode Operation

(1) RCVR Interrupt

When bit 0 of UFCR and bit 0 of UIER are set to 1, the RCVR FIFO and receiver interrupts are enabled. The RCVR interrupt occurs under the following conditions:

- a. The receive data available interrupt and the UIIR, receive data available indication, will be issued only if the FIFO has reached its programmed trigger level. They will be cleared as soon as the FIFO drops below its trigger level.
- b. The receiver line status interrupt has higher priority than the received data available interrupt.
- c. The time-out timer will be reset after receiving a new character or after the Host reads the RCVR FIFO whenever a time-out interrupt occurs. The timer will be reset when the Host reads one character form the RCVR FIFO.

RCVR FIFO time-out Interrupt: By enabling RCVR FIFO and receiver interrupts, the RCVR FIFO time-out interrupt will occur under the following conditions:

- a. It will occur only if there is at least one character in the FIFO whenever the period between the most recent received serial character and the most recent Host read from the FIFO is longer than four (4) consecutive character times.
- b. The time-out timer will be reset after receiving a new character or after the Host reads the RCVR FIFO whenever any time-out interrupt occurs. The timer will be reset when the Host reads one character from the RCVR FIFO.

(2) XMIT Interrupt

By setting the bit 0 of UFCR and the bit 1 of UIER to high, the XMIT FIFO and transmitter interrupts are enabled, and the XMIT interrupt will occur as follows:

- a. The transmitter interrupt will occur when the XMIT FIFO is empty, and it will be reset if the THR is written or the UIIR is read.
- b. The transmitter FIFO empty indications will be delayed one character time minus the last stop bit time whenever the following conditions occurs: THRE=1 and there have not been at least two bytes in the transmitter FIFO at the same time since the last THRE=1. The transmitter interrupt after changing the bit 0 of UFCR will be immediate. Once it is enabled, the THRE indication is delayed 1 character time minus the last stop bit time.

The character time-out and RCVR FIFO trigger level interrupts are in the same priority order as the received data available interrupt. The XMIT FIFO empty is in the same priority as the transmitter holding register empty interrupt.

FIFO Polled Mode Operation [bit 0 of UFCR is 1, and bits 0, 1, 2, 3 of UIER or all are zero]. Either one or both XMIT and RCVR can be in this operation mode which the user program will check RCVR and XMIT status via the ULSR as described below:

LSR(0): Will be high whenever the RCVR FIFO contains at least one byte.

LSR(1) - LSR(4): Specifies that errors have occurred, Character error status is handled the same way as that in the interrupt mode. The IIR is not affected since IER(2)=0.

LSR(5): The XMIT FIFO empty indication.

LSR(6): XMIT FIFO and Shift register empty.

LSR(7): RCVR FIFO error indication.

There is no trigger level reached or time-out condition indicated in the FIFO Polled Mode.

12.9 CAUTION

Set bit3 of UMCR to enable interrupt generation.

Section 13 Parallel Port

13.1 Overview

The Parallel Port module supports an IBM AT, PS/2 compatible bi-directional parallel port (SPP), the Enhanced Parallel Port (EPP) and the Extended Capabilities Port (ECP). But **NO** DMA transfers are supported in this module.

13.2 Features

- Support SPP, EPP and ECP modes
- Standard mode bi-directional SPP
- Enhanced mode EPP v1.7 and EPP v1.9 compliant
- High speed mode ECP, IEEE 1284 compliant
- Backdrive current reduction
- Printer power-on damage reduction
- No DMA mode is supported in ECP mode

13.3 Parallel Port Register Description

Host Connector Pins	SPP	EPP	ECP
1	STB#	WRITE#	nStrobe
2 - 9	PD0 - PD7	PD0 - PD7	PD0 - PD7
10	ACK#	INTR	nAck
11	BUSY	WAIT#	Busy PeriphAck (2)
12	PE	(NU) (1)	Perro nAckReverse (2)
13	SLCT	(NU) (1)	Select
14	AFD#	DSTB#	nAutoFd HostAck(2)
15	ERR#	(NU) (1)	nFault nPeriphRequest (2)
16	INIT#	(NU) (1)	nInit nReverseRequest (2)
17	SLIN#	ASTB#	nSelectIn

Notes: 1. NU: Not used

2. Fast mode

3. For more information, please refer to the IEEE 1284 standard.

Table 13.1 The Register List of Parallel Port

SPP/EPP Mode

Name	Address	Register Size(Bit)	Access Size(Bit)
Data Port Register	H'1000A000	8	8
Status Port Register	H'1000A002	8	8
Control Port Register	H'1000A004	8	8
EPP Address Port Register(*)	H'1000A006	8	8
EPP Data Port0 Register(*)	H'1000A008	8	8
EPP Data Port1 Register(*)	H'1000A00A	8	8
EPP Data Port2 Register(*)	H'1000A00C	8	8
EPP Data Port3 Register(*)	H'1000A00E	8	8

(*)These registers are only used in EPP mode.

ECP Mode

Name	Address	Register Size(Bit)	Access Size(Bit)
Data Port Register(data)	H'1000A000	8	8
ECP Address FIFO Register(ecpAFifo)	H'1000A000	8	8
Status Register(dsr)	H'1000A002	8	8
Control Register(dcr)	H'1000A004	8	8
Parallel Port Data FIFO(cFifo)	H'1000A010	8	8
Test FIFO(tFifo)	H'1000A010	8	8
Configuration Register A(cnfgA)	H'1000A010	8	8
Configuration Register B(cnfgB)	H'1000A012	8	8
Extended Control Register(ecr)	H'1000A014	8	8

Table 13.2 Bit Map of the EPP Registers

Register	Address	I/O	D0	D1	D2	D3	D4	D5	D6	D7	Mode
Data Port	H'1000A000	R/W	PD0	PD1	PD2	PD3	PD4	PD5	PD6	PD7	SPP/EPP
Status Port	H'1000A002	R	TMOUT	1	1	ERR#	SLCT	PE	ACK#	BUSY#	SPP/EPP
Control Port	H'1000A004	R/W	STB	AFD	INIT	SLIN	IRQE	PDDIR	1	1	SPP/EPP
EPP Address Port	H'1000A006	R/W	PD0	PD1	PD2	PD3	PD4	PD5	PD6	PD7	EPP
EPP Data Port0	H'1000A008	R/W	P0D0	P0D1	P0D2	P0D3	P0D4	P0D5	P0D6	P0D7	EPP
EPP Data Port1	H'1000A00A	R/W	P1D0	P1D1	P1D2	P1D3	P1D4	P1D5	P1D6	P1D7	EPP
EPP Data Port2	H'1000A00C	R/W	P2D0	P2D1	P2D2	P2D3	P2D4	P2D5	P2D6	P2D7	EPP
EPP Data Port3	H'1000A00E	R/W	P3D0	P3D1	P3D2	P3D3	P3D4	P3D5	P3D6	P3D7	EPP

13.3.1 SPP and EPP Modes

(1) Data Port Register

This is a bi-directional 8-bit data register. The direction of data flow is determined by bit 5 of the control register. It forwards directions when the bit is low and reverses when the bit is high.

(2) Status Port Register

Table 13.3 Status Port Register Description

Bit	Description	Default
7	BUSY#: Inverse of printer BUSY signal. A logic "0" means that the printer is busy and cannot accept another character. A logic "1" means that the printer is ready to accept another character.	-
6	ACK#: Printer acknowledge. A logic "0" means that the printer has received a character and is ready to accept another. A logic "1" means that it is still processing the last character.	-
5	PE: Paper end, a logic "1" indicates a paper end.	-
4	SLCT: Printer selected, a logic "1" means that the printer is on line.	-
3	ERR#: Printer error, a logic "0" means that an error has been detected.	-
2, 1	Reserved: These bits are always "1" when read.	11
0	TMOUT: This bit is valid only in EPP mode and indicates that a 10 ms time out has occurred in EPP operation. If in other mode, this bit is always logic "1" when read.	-

(3) Control Port Register

This register provides all output signals to control the printer. The register can be read and written.

Table 13.4 Control Port Register Description

Bit	Description	Default
7, 6	Reserved: These bits are always "1" when read.	11
5	PDDIR: Data register direction control.	0
4	IRQE: Interrupt request enable	0
3	SLIN: Inverse of SLIN# pin. Set this bit to "1" to select the printer.	0
2	INIT: Initiate printer	0
1	AFD: Inverse of the AFD# pin.	0
0	STB: Inverse of the STB# pin. This pin controls the data strobe signal to printer.	0

(4) EPP Address Port Register

The EPP Address Port is only available in EPP mode. When the host writes to this port, the contents of D0 - D7 are buffered and output to PD0 - PD7 as an EPP Address Write cycle. When the host reads from this port, the contents of PD0 - PD7 are read as an EPP Address Read cycle.

(5) EPP Data Port 0 - 3

The EPP Data Port 0 - 3 are only available in EPP mode. When the host writes to these ports, the contents of D0 - D7 are buffered and output to PD0 - PD7 as an EPP DATA Write cycle. When the host reads from these ports, the contents of PD0 - PD7 are buffered and output to D0-D7, and causes an EPP DATA Read Cycle.

13.3.2 ECP Mode

This mode is both software and hardware compatible with that of the existing parallel ports, allowing ECP to be used as a standard LPT port when ECP is not required. It provides an automatic high-burst-bandwidth channel that supports ECP in both forward and reverse directions. A 16-byte FIFO is implemented in both forward and reverse directions to smooth data flow and improve the maximum bandwidth requirement. The port supports an automatic handshaking for the standard parallel port to improve compatibility and increase the speed of mode transfer. It also supports run-length encoded (RLE) decompression in hardware. Compression is accomplished by counting identical bytes and transmitting an RLE byte that indicates how many times a byte is repeated.

Register	D7	D6	D5	D4	D3	D2	D1	D0
data	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0
ecpAFifo	Addr/RLE	Address o	r RLE field					
dsr	nBusy	nAck	PError	Select	nFault	1	1	1
dcr	1	1	PDDIR	IRQE	SelectIn	nInit	AutoFd	Strobe
cFifo	Parallel Po	ort Data FIF	0					
ecpDFifo	ECP Data	FIFO						
tFifo	Test FIFO							
cnfgA	0	0	0	1	0	0	0	0
cnfgB	0	intrValue	0	0	0	0	0	0
ecr	mode			nErrIntrEn		ServiceIntr	full	empty

Table 13.5	Bit Map of the E	CP Mode Register
-------------------	------------------	-------------------------

Name	Address	I/O	ECP Mode	Function
data	H'1000A000	R/W	000-001	Data Register
ecpAFifo	H'1000A000	R/W	011	ECP FIFO (Address)
dsr	H'1000A002	R/W	All	Status Register
dcr	H'1000A004	R/W	All	Control Register
cFifo	H'1000A010	R/W	010	Parallel Port Data FIFO
ecpDFifo	H'1000A010	R/W	011	ECP FIFO (DATA)
tFifo	H'1000A010	R/W	110	Test FIFO
cnfgA	H'1000A010	R	111	Configuration Register A
cnfgB	H'1000A012	R/W	111	Configuration Register B
ecr	H'1000A014	R/W	All	Extended Control Register

Table 13.6 ECP Register Definition

Table 13.7 ECP Mode Description

Mode ECR[7:5] Description 000 Standard Parallel Port Mode: The FIFO is reset and the direction bit dcr(5) is always zero (forward direction) in this mode. 001 PS/2 Parallel Port Mode: It is similar to the SPP mode, except that the dcr(5) is READ/WRITE. When dcr(5) is one, the PD bus is tristate. Reading the data port returns the value on the PD bus instead of the value of the data register. Parallel Port FIFO Mode: This mode is similar to the 000 mode, except that the Host 010 writes the data bytes to the FIFO. The FIFO data is then automatically sent to the peripheral using the standard parallel port protocol. This mode is only valid in the forward direction (dcr(5)=0). ECP Parallel Port Mode: In the forward direction, bytes placed into the ecpDFifo and 011 ecpAFifo are placed in a single FIFO and automatically sent to the peripheral under ECP protocol. In the reverse direction, bytes are sent tot the ecpDFifo from ECP port. 100, 101 Reserved, not defined. 110 Test Mode: In this mode, the FIFO may be read from or written to, but it cannot be sent to peripheral. 111 Configuration Mode: In this mode, the cnfqA and cnfqB registers are accessible at 0x400 and 0x401.

(1) Data Port Register (Address H'1000A000, Mode 000 and 001)

Its contents will be cleared by a RESET. In a WRITE operation, the contents are then sent without being inverted to PD0 - PD7. The contents of data ports are read and sent to the host in a READ operation.

Rev. 3.0, 03/01, page 175 of 390

(2) ECP Address FIFO Register (ecpAFifo)

Any data byte written to this port is placed in the FIFO and tagged as an ECP Address/RLE. The hardware then sends this data automatically to the peripheral. The operation of this port is only valid in forward direction (dcr(5)=0).

(3) Device Status Register (dsr) (Address H'1000A002, Mode All)

Address: H'1000A002, Mode All

Bit	7	6	5	4	3	2	1	0
Bit Name	nBusy	nAck	PError	Select	nFault	Reserve	ed Reserv	ed Reserved
Initial Value	0	1	1	1	1	1	1	1
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Description	Default
7	nBusy : Inverse of the Busy input pin	0
6	nAck : The state of the nAck input pin.	1
5	PError: The state of the PError input pin.	1
4	Select: The state of the Select input pin.	1
3	nFault : The state of the nFault input pin.	1
2 - 0	Reserved: These bits are always "1".	111

(4) Device Control Register (dcr) (Address H'1000A004, Mode All)

Address: H'1000A004, Mode All

Bit	7	6	5	4	3	2	1	0
Bit Name	Reserve	d Reserve	ed PDDIR	IRQE	SelectIn	nlnit	AutoFd	Strobe
Initial Value	1	1	0	0	-	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Description	Default
7, 6	Reserved: These bits are always "1".	11
5	PDDIR: Except in modes 000 and 010, setting this bit low means that the PD bus is in output operation; setting it high, in input operation. This bit will be forced low in mode 000.	0
4	IRQE: Setting this bit high enables interrupt request from peripheral to host due to a rising edge of the nAck input.	0
3	SelectIn: It is inverted and output to the pin nSelectIn.	-
2	Ninit: It is output to the pin nInit without inversion.	0
1	AutoFd: It is inverted and output to the pin nAutoFd.	0
0	Strobe: It is inverted and output to the pin nStrobe.	0

(5) Parallel Port Data FIFO (cFifo) (Address H'1000A010, Mode 010)

Bytes written to this FIFO are sent by a hardware handshake to the peripheral according to the standard parallel port protocol. This operation is only defined for the forward direction.

(6) ECP Data FIFO (ecpDFifo) (Address H'1000A010, Mode 011)

When the direction bit dcr(5) is "0", bytes written to this FIFO are sent by a hardware handshaking to the peripheral according to the ECP parallel port protocol. When the dcr(5) is "1", data bytes from the peripheral to this FIFO are read in an automatic hardware handshaking. The host can acquire these bytes by performing READ operations.

(7) Test FIFO mode (tFifo) (Address H'1000A010, Mode 110)

The host may operate READ/WRITE transfer to this FIFO in any direction. Data in this FIFO will be displayed on the PD bus without using hardware protocol handshaking. The tFifo will not accept new data after it is full. Performing a READ from an empty fFifo causes the last data byte to return.

(8) Configuration Register A (cnfgA) (Address H'1000A010, Mode 111)

This register is a read only register. When read, the returned data is valued at 10h, it indicates to the system that this is an 8-bit implementation. (Pword = 1byte)

(9) Configuration Register B (cnfgB) (Address H'1000A012, Mode 111)

Address: H'1000A012, Mode 111

Bit	7	6	5	4	3	2	1	0
Bit Name	Compress	s Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
Initial Value	0	0	0	0	0	0	0	0
R/W	R	R	R	R	R	R	R	R

Bit	Description	Default
7	Compress: This bit is read only. It is in a low level during a READ operation. This means that this controller does not support hardware RLE compression. It does support hardware de-compression!	
6	Reserved.	1
5 - 0	Reserved: These bits are '0's during a READ operation.	3Fh

(10) Extended Control Register (ECR) (Address H'1000A014, Mode All)

Address: H'1000A014, Mode All

Bit	7	6	5	4	3	2	1	0
Bit Name	MODEB2	MODEB1	MODEB0	nErrIntrEn	Reserved	ServiceInt	tr Full	Empty
Initial Value	0	0	0	1	0	1	1	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	De	scription	Default	
7 - 5	Mo	ode: These bits are used for READ/WRITE and Mode selection.	0	
	Ne	rrIntrEn:	1	
	1:	Disables the interrupt generated on the asserting edge of the nFault input.		
	0:	Enables the interrupt pulse on the asserting edge of the nFault. An interrupt pulse will be generated if nFault is asserted, or if this bit is written from one to zero in the low level nFault		
3	Re	served.	0	
2	Se	rviceIntr:	1	
	1:	Disables all service interrupts.		
	0:	Enables the service interrupts. This bit will be set to "1" by hardware when one of the three service interrupts has occurred. Writing "1" to this bit will not generate an interrupt.		
1	Fu	Ι	0	
	1:	The FIFO is full and cannot accept another byte.		
	0:	The FIFO has one free data byte space at least.		
0	En	npty	1	
	1:	The FIFO is empty.		
	0:	The FIFO contains at least one data byte.		

(11) Mode Switching Operation

In programmed I/O control (mode 000 or 001), P1284 negotiation and all other tasks happening before data is transferred, and are controlled by software. Setting mode to 011 or 010 will cause the hardware to perform an automatic control-line handshaking, and transfer information between FIFO and the ECP port.

From mode 000 or 001, any other mode may be immediately switched to or from the other mode. To change direction, the mode must first be set to 001.

In extended forward mode, FIFO must be cleared and all signals deasserted before returning to mode 000 or 001. In ECP reverse mode, all data must be read from the FIFO before returning to mode 000 or 001. Discarded data is usually accumulated during ECP reverse handshaking, as when mode changed during a data transfer. If the above condition is satisfied, nAutoFd will be deasserted regardless of the transfer state. To avoid bugs during handshaking signals, the guidelines above must be followed.

Rev. 3.0, 03/01, page 178 of 390

(12) Software Operation (ECP)

Before ECP operation can begin, it is first necessary for the Host to switch the mode to 000 to negotiate with the parallel port. Host determines whether peripheral supports ECP protocol during the process.

After the negotiation is completed, the mode is set to 011 (ECP). To enable the drivers, direction must be set to "0". Both strobe and autoFd are set to "0", causing the nStrobe and nAutoFd signals to be deasserted.

All FIFO data transfers are Pword wide and Pword aligned. Permitted only in the forward direction, address/RLE transfers are byte-wide. ECP address/RLE bytes may be sent automatically by writing the ecpAFifo. Similauly, data Pwords may be sent automatically via ecpDFifo.

To change directions, Host switches mode to 001. It then negotiates either the forward or reverse channel, sets direction to one or zero, and finally switches mode to 001. If the direction is set to "1", the hardware performs a handshaking form each ECP data byte READ, and tries to fill the FIFO. At this time, Pwords may be read from the expDFifo while it retains data. It is also possible for the hardware to performs ECP transfers by handshaking with individual bytes under program control in mode=001 or 000, even though this is a comparatively time-consuming approach.

(13) Interrupts

When any of the following states are reached, it is necessary to generate an interrupt.

- 1. serviceIntr = 0, direction = 0, and the number of Pwords in FIFO is greater than or equal to writeIntrThreshold.
- 2. serviceIntr = 0, direction = 1, and the number full Pwords in the FIFO is greater than or equal to READIntrThreshold.
- 3. nErrIntrEn = 0 and nFault goes from high to low or when nErrIntrEnor is set from "1" to "0" and nFault is asserted.
- 4. ackIntEn = 1. In current implementations using existing parallel ports, the generated interrupt may be either edge or level type, making it "ISA-friendly".

Rev. 3.0, 03/01, page 179 of 390

Rev. 3.0, 03/01, page 180 of 390

Section 14 Serial CODEC Interface

14.1 Overview

This serial CODEC interface provides an interface between the system and the CODEC that is CS4218 or CS4271 or compatible with AC97. The major functions of the interface are transmitting D/A data from system to CODEC and receiving A/D data from CODEC to system.

14.1.1 Features

- Support for CS4218,CS4271 and AC97 Version1.03 and 2.0 CODECs
- Full-duplex data transfer between CODEC and this interface
- Both PIO and DMA modes are supported for communication with system
- Provides SM3 Slave mode for communication with CS4218 or CS4271, and SM3 Master mode for CS4218 only

14.1.2 Block Diagram




Figure 14.1 The Block Diagram of Serial CODEC Interface

Rev. 3.0, 03/01, page 182 of 390

Name	I/O	Pin Function
ACCLK	0	Master Clock
SIBCLK	I/O	Serial Port Bit Clock
SIBDIN	I	Serial interface data input: Data is transferred from CODEC to this module
SIBDOUT	0	Serial interface data output: Data is transferred from this module to CODEC
SIBSYNC	I/O	Serial interface sync: This high active pin indicates that a frame starts from the rising edge of the next SCLK.
ACIRQ#/ ACPD#/ PME#	I/O/O	When the connected CODEC is CS4271, the pin is an input and is used to request an interrupt via the interface. But when the connected CODEC is CS4218, the pin is an output used to power down CS4218. When CODEC is AC97 CODEC, this pin is an output used to indicate an Power Management Event has happened.
ACRST#	0	Reset: This pin, when low, resets the CS4218 to a known state.

Table 14.1 Pin Function of Serial CODEC Interface Module

14.2 Register Description

This Serial CODEC interface contains registers shown in the table below.

Table 14.2Registers of SCDI

Register or Buffer	Function	Access Size	Address
TDR	Transmit Data Register for CS4218 or CS4271	32 bits	H'1000C000
RDR	Receive Data Register for CS4218 or CS4271	32 bits	H'1000C004
CR	Control Register	16 bits	H'1000C008
SR	Status Register for CS4218 or CS4271	16 bits	H'1000C00C
FSR	Frequency Select Register for CS4218	16 bits	H'1000C010
CAR	Command Address Register	32 bits	H'1000C020
CDR	Command Data Register	32 bits	H'1000C024
PCML	PCM Left channel data	32 bits	H'1000C028
PCMR	PCM Right channel data	32 bits	H'1000C02C
LINE1	Line 1 Data Register	32 bits	H'1000C030
PCMC	PCM Center channel	32 bits	H'1000C034
PCMLS	PCM Left Surround channel	32 bits	H'1000C038
PCMRS	PCM Right Surround channel	32 bits	H'1000C03C

Table 14.2 Registers of SCDI (cont'd)

Register or Buffe	r Function	Access Size	Address
PCMLFE	PCM Low Frequency Enhance	32 bits	H'1000C040
LINE2	Line 2 data Register	32 bits	H'1000C044
HSET	HSET Data Register	32 bits	H'1000C048
IOCS	IO Control or Status register	32 bits	H'1000C04C
ATIER	AC97 TX Interrupt Enable Register	32 bits	H'1000C050
ATSR	AC97 TX Status Register	32 bits	H'1000C054
ARIER	AC97 RX Interrupt Enable Register	32 bits	H'1000C058
ARSR	AC97 RX Status Register	32 bits	H'1000C05C
ACR	AC97 Control Register	32 bits	H'1000C060
ATAGR	AC97 TAG Register	32 bits	H'1000C064
SRAR	Slot Request Active Register	16 bits	H'1000C068

14.2.1 Transmit Data Register (TDR)

TDR, a 32-bit Write only register, is used as a channel to write data to TX FIFO. TDR is not initialized.

Bit	31	30	29	28	27	10	9	8
Bit Name	TD31	TD30	TD29	TD28	TD27	TD26	TD25	TD24
Initial Value	-	-	-	-	-	-	-	-
R/W	W	W	W	W	W	W	W	W
Bit	23	22	13	12	11	10	9	8
Bit Name	TD23	TD22	TD21	TD20	TD19	TD18	TD17	TD16
Initial Value	-	-	-	-	-	-	-	-
R/W	W	W	W	W	W	W	W	W
Bit	15	14	13	12	11	10	9	8
Bit Name	TD15	TD14	TD13	TD12	TD11	TD10	TD9	TD8
Initial Value	-	-	-	-	-	-	-	-
R/W	W	W	W	W	W	W	W	W

Bit	7	6	5	4	3	2	1	0
Bit Name	TD7	TD6	TD5	TD4	TD3	TD2	TD1	TD0
Initial Valu	ie -	-	-	-	-	-	-	-
R/W	W	W	W	W	W	W	W	W
Bit	Description							Default
31 - 0	TX Data (TD):	MSB is the	first bit to be	e transmitte	d to Serial D	ata Output	Port.	-

Transmit Data Register (TDR) [cont'd]

14.2.2 Receive Data Register (RDR)

RDR, a 32-bit Read only register, is used as a channel to read data from RX FIFO. RDR is not initialized.

Bit	31	30	29	28	27	26	25	24
Bit Name	RD31	RD30	RD29	RD28	RD27	RD26	RD25	RD24
Initial Value	0	0	0	0	0	0	0	0
R/W	R	R	R	R	R	R	R	R
Bit	23	22	21	20	19	18	17	16
Bit Name	RD23	RD22	RD21	RD20	RD19	RD18	RD17	RD16
Initial Value	0	0	0	0	0	0	0	0
R/W	R	R	R	R	R	R	R	R
Bit	15	14	13	12	11	10	9	8
Bit Name	RD15	RD14	RD13	RD12	RD11	RD10	RD9	RD8
Initial Value	0	0	0	0	0	0	0	0
R/W	R	R	R	R	R	R	R	R
Bit	7	6	5	4	3	2	1	0
Bit Name	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0
Initial Value	0	0	0	0	0	0	0	0
R/W	R	R	R	R	R	R	R	R

Receive Data Register (RDR) [con'd]

Bit	Description	Default
31 - 0	Receive Data (RD): MSB is the first bit to be received from Serial Data Input Port.	-

14.2.3 Control Register (CR)

CR is a 16-bit Read/Write register that is used to control Serial CODEC Interface. Bits 15 - 14 of this register are reserved. The other bits of this register are initialized to 0 at reset. CR is not initialized in standby mode.

Bit		15	14	13	12	11	10	9	8
Bit Name		reserved	reserved	DMAEN	SL18	CDRT	WMRT	AC97S	SWR
Initial Value		0	0	0	0	0	0	0	0
R/W		-	-	R/W	R/W	R/W	R/W	R/W	R/W
Bit		7	6	5	4	3	2	1	0
Bit Name)	PU	MS	ST	CRE	FTF	TXEN	FRF	RXEN
Initial Va	lue	0	0	0	0	0	0	0	0
R/W		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	Desc	ription							Default
15 - 14	Rese	rved							-
13	DMA enabl		ble (DMAEN	I: If this bit	is set to 1, I	DMA mode	for CS4218	or CS4271 is	0
12	Selec	t CS4218 (SL18): If thi	s bit is set t	o 1, CS421	8 interface i	s selected.		0
	Other	wise, CS42	71 interface	is selected					
11	Cold	Reset for A	C97 (CDR	r): Writes 1	to this bit w	/ill cause Co	old AC97 Re	set.	0
	This b	oit is always	read 0.						
10	Warm Reset for AC97 (WMRT): Writing 1 to this bit will cause Warm AC97 Reset.								0
	This bit is always read 0.								
9	AC97	Select (AC	C97S)						0
	1: Su	pports AC9	7						
	0: Su	pports CS42	218 or CS42	271					
8			(SWR): Sett always read		s bit will res	et the serial	interface to	an initialized	0
7	Powe	er Up (PU):	(for CS421	8 only): 1: F	Powers up C	CS4218			0
	0: Pul	lls down PW	/DN input pi	n of CS421	8 to cause	it to enter p	ower down r	node.	

Control Register (CR) [cont'd]

Bit	Description	Default
6	Mode Select: (MS): (for CS4218 or CS4271)	0
	1:the serial CODEC interface is master.	
	0:the serial CODEC interface is slave.	
	MS must be 1 for CS4271	
5	Start Transfer (ST): (for SM3-slave mode or AC97): Writing 1 to this bit will start transmitting or receiving data. Writing 0 has no meaning.	0
	This bit is always read 0.	
4	Continue Run Enable (CRE): (for SM3-slave mode or AC97)	0
	1: SSYNC continues to be generated after transfer starts	
	0: SSYNC generation is not to be continued.	
3	Flush TX FIFO (FTF): Setting this bit will flush TX FIFO, and resets the TX FIFO pointer.	0
	Always read 0.	
2	TX Enable (TXEN)	0
	1: Enables TX done interrupt and the control of transmit data path.	
	0: Disabled	
1	Flush RX FIFO (FRF): Setting this bit will flush RX FIFO, and reset the RX FIFO pointer.	0
	Always read 0.	
0	RX Enable(RXEN)	0
	1: Enables RX done interrupt and the control of receive data path.	
	0: Disabled	

14.2.4 Status Register (SR)

SR is a 16-bit Read only register that is used to reflect the status of this Serial CODEC Interface when the CODEC is CS4271 or CS4218. If the CODEC is AC97 CODEC, this register has no meaning. Bit 15 and bits 7 - 6 of this register are reserved. The other bits of this register are initialized to 0 at reset. SR is not initialized in STANDBY mode.

Bit	15	14	13	12	11	10	9	8
Bit Name	reserved	IR71	TNF	TFS1	TFS0	TFU	TFO	TDI
Initial Value	0	0	1	0	0	0	0	0
R/W	-	R	R	R	R	R	R	R
Bit	7	6	5	4	3	2	1	0
Bit Bit Name	7 reserved	6 reserved	•	4 RFS1	3 RFS0	2 RFU	1 RFO	0 RDI
-	7 reserved 0	•	•	-	-	-	1 RFO 0	

Status Register (SR) [cont'd]

Bit	Descriptio	on		Default
15	Reserved			0
14	IRQ from	CS4271 (II	R71): This bit 1 indicates that CS4271 issues interrupt request.	0
13	TX FIFO N	lot Full Fla	ag (TNF)	1
	0: TX FIFO	D is full.		
	1: TX FIFO	D is not full		
12 - 11	TX FIFO S	Status(TFS		0
	RFS[1:0]	FIFO-1	FIFO-0	
	00	empty	empty	
	01	empty	not empty	
	10	not empt	y empty	
	11	not empt	y not empty	
10	TX FIFO ι	ınder run (TFU): This bit 1 indicates that TX FIFO is underrun.	0
	Writing 1 t	o this bit w	ill clear this bit.	
9	TX FIFO o	over run (T	FO): This bit 1indicates that TX FIFO is overrun.	0
	Writing 1 t	o this bit w	ill clear this bit.	
8			FDI): 1 indicates that one block of Transmitting FIFO has been writte to this bit will clear this bit.	n0
7, 6	Reserved			-
5	RX FIFO I	Not Empty	Flag (RNE)	0
	0: RX FIF	O is empty.		
	1: RX FIF	O is not em	pty.	
4, 3	RX FIFO S	Status(RFS	5)	0
	RFS[1:0]	FIFO-1	FIFO-0	
	00	not full	not full	
	01	not full	full	
	10	full	not full	
	11	full	full	
2	RX FIFO ι	under run	(RFU): This bit 1 indicates that RX FIFO is underrun	0
	Writing 1 t	o this bit w	ill clear this bit.	
1	RX FIFO o	over run (F	FO): This bit 1 indicates that RX FIFO is overrun.	0
	Writing 1 t	o this bit w	ill clear this bit.	
0			RDI): This bit 1 indicates that one block of receiving FIFO has been ting 1 to this bit will clear this bit.	0

14.2.5 Frequency Select Register

FSR, a 16-bit Read/Write register, is used to select frequency-sampling rate of CS4218 when SM3 slave mode is selected. Bits 15 - 3 in this register are reserved. The other bits in this register are initialized to 0 at reset. FSR is not initialized in STANDBY mode.

Bit		15	14	13	12	11	10	9	8
Bit Nam	e	reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved
Initial Va	alue	0	0	0	0	0	0	0	0
R/W		-	-	-	-	-	-	-	-
Bit		7	6	5	4	3	2	1	0
Bit Nam	e	reserved	reserved	reserved	reserved	reserved	FS2	FS1	FS0
Initial Va	alue	0	0	0	0	0	0	0	0
R/W		-	-	-	-	-	R/W	R/W	R/W
Bit	Desc	ription							Default
15 - 3	Rese	erved							0
2 - 0	Freq	uency Sele	ct (FS)						0
	000:	8kHz Frequ	ency Samp	le Rate of C	S4218 or C	S4271			
	001:	9.6kHz							
	010:1	12kHz							
	011:1	16k							
	100:2	24k							
	101:4	48k							
		111:reserved	4						

14.2.6 Command/Status Address Register (CSAR)

CSAR, a 32-bit Read/Write register, is a channel via which the system can write command address to CODEC or read status address from CODEC. Bits 31-20 and bits 11-0 are reserved. The other bits are initialized to 0 at reset. CAR is not initialized in STANDBY mode.

Bit		31	30	29	28	27	26	25	24
Bit Name)	-	-	-	-	-	-	-	-
Initial Va	lue	-	-	-	-	-	-	-	-
R/W		-	-	-	-	-	-	-	-
Bit		23	22	21	20	19	18	17	16
Bit Name	;	-	-	-	-	RW	CA6/SA6	CA5/SA5	CA4/SA4
Initial Va	lue	-	-	-	-	0	0	0	0
R/W		-	-	-	-	R/W	R/W	R/W	R/W
Bit		15	14	13	12	11	10	9	8
Bit Name	;	CA3/SA3	CA2/SA2	CA1/SA1	CA0/SA0	-	-	-	-
Initial Va	lue	0	0	0	0	0	0	0	0
R/W		R/W	R/W	R/W	R/W	-	-	-	-
Bit		7	6	5	4	3	2	1	0
Bit Name	;	-	-	-	-	-	-	-	-
Initial Va	lue	0	0	0	0	0	0	0	0
R/W		-	-	-	-	-	-	-	-
Bit	Desc	ription							Default
31 - 20	Rese	erved							-
19		I/Write Com	mand (RW))					0
		ad, 0=write					(0.1.0.0.1.0)		
18 - 12	Whe	rol Register this register bit location	er is written,	these bits a	re control re	gister addre			0
		n this registe			•		ster which da	ata is being	
11 - 0	Rese	rved							0

14.2.7 Command/Status Data Register (CSDR)

CSDR, a 32-bit Read/Write register, is a channel via which the system can write command data to CODEC or read status data from CODEC. Bits 31-20 and bits 3-0 are reserved. The other bits are initialized to 0 at reset. CDR is not initialized in STANDBY mode.

Bit	31	30	29	28	27	26	25	24
Bit Name	-	-	-	-	-	-	-	-
Initial Value	-	-	-	-	-	-	-	-
R/W	-	-	-	-	-	-	-	-
Bit	23	22	21	20	19	18	17	16
Bit Name	-	-	-	-	CD15/	CD14/	CD13/	CD12/
					SD15	SD14	SD13	SD12
Initial Value	-	-	-	-	0	0	0	0
R/W	-	-	-	-	R/W	R/W	R/W	R/W
Bit	15	14	13	12	11	10	9	8
Bit Name	CD11/	CD10/	CD9/	CD8/	CD7/	CD6/	CD5/	CD4/
	SD11	SD10	SD9	SD8	SD7	SD6	SD5	SD4
Initial Value	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	7	6	5	4	3	2	1	0
Bit Name	CD3/	CD2/	CD1/	CD0/	-	-	-	-
	SD3	SD2	SD1	SD0				
Initial Value	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	-	-	-	-
Bit Des	cription							Defaul
	erved							-

19 - 4 **Command/Status Data 15-0 (CD15-0):** When this register is written, these bits will be 0 written to the first empty entry of CDR TX FIFO and then transmitted to the connected CODEC in sequence.

When this register is read, the first non-empty entry of CDR RX FIFO will be read. The data in this register reflects the status of the connected CODEC.

3-0 Reserved

14.2.8 PCM Playback/Record Left Channel (PCML)

PCML, a 32-bit Read/Write register, is a channel via which the system can write PCM Playback Left Channel data to CODEC or read PCM Record Left Channel data from CODEC. Bits 31-20 are reserved. The other bits are initialized to 0 at reset. PCML is not initialized in STANDBY mode.

Bit	31	30	29	28	27	26	25	24
Bit Name	-	-	-	-	-	-	-	-
Initial Value		-	-	-	-	-	-	-
R/W	-	-	-	-	-	-	-	-
Bit	23	22	21	20	19	18	17	16
Bit Name	-	-	-	-	D19	D18	D17	D16
Initial Value		-	-	-	0	0	0	0
R/W	-	-	-	-	R/W	R/W	R/W	R/W
Bit	15	14	13	12	11	10	9	8
Bit Name	D15	D14	D13	D12	D11	D10	D9	D8
Initial Value	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	7	6	5	4	3	2	1	0
Bit Name	D7	D6	D5	D4	D3	D2	D1	D0
Initial Value	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit D	escription							Default
31 - 20 R	eserved							-
w	ata 19-0 (D1 ritten to the f ODEC in sec	irst empty e						

When this register is read, the first non-empty entry of PCML RX FIFO is read. PCML RX FIFO stores PCM Record Left Channel data received from the connected CODEC.

14.2.9 PCM Playback/Record Right Channel (PCMR)

PCMR, a 32-bit Read/Write register, is a channel via which system can write PCM Playback Right Channel data to CODEC or read PCM Playback Right Channel data from CODEC. Bits 31-20 are reserved. Bits 19-0 are initialized to 0 at reset. PCMR is not initialized in STANDBY mode.

Bit		31	30	29	28	27	26	25	24
Bit Name		-	-	-	-	-	-	-	-
Initial Valu	е	-	-	-	-	-	-	-	-
R/W		-	-	-	-	-	-	-	-
Bit		23	22	21	20	19	18	17	16
Bit Name		-	-	-	-	D19	D18	D17	D16
Initial Valu	е	-	-	-	-	0	0	0	0
R/W		-	-	-	-	R/W	R/W	R/W	R/W
Bit		15	14	13	12	11	10	9	8
Bit Name		D15	D14	D13	D12	D11	D10	D9	D8
Initial Valu	е	0	0	0	0	0	0	0	0
R/W		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit		7	6	5	4	3	2	1	0
Bit Name		D7	D6	D5	D4	D3	D2	D1	D0
Initial Valu	е	0	0	0	0	0	0	0	0
R/W		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit I	Descr	ription							Default
31 - 20 I	Reser	ved							-
						nese bits wil		to the first e	mpty 0
						y of PCMR annel data f		II be read. inected COI	DEC.

14.2.10 Line 1 Data Register (LINE1)

LINE1, a 32-bit Read/Write register, is a channel via which the system can write Line1 DAC data to CODEC or read Line1 ADC data from CODEC. Bits 31-20 are reserved. The other bits are initialized to 0 at reset. LINE1 is not initialized in STANDBY mode.

Bit	31	30	29	28	27	26	25	24
Bit Name	-	-	-	-	-	-	-	-
Initial Value	e -	-	-	-	-	-	-	-
R/W	-	-	-	-	-	-	-	-
Bit	23	22	21	20	19	18	17	16
Bit Name	-	-	-	-	D19	D18	D17	D16
Initial Valu	e -	-	-	-	0	0	0	0
R/W	-	-	-	-	R/W	R/W	R/W	R/W
Bit	15	14	13	12	11	10	9	8
Bit Name	D15	D14	D13	D12	D11	D10	D9	D8
Initial Valu	e 0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	7	6	5	4	3	2	1	0
Bit Name	D7	D6	D5	D4	D3	D2	D1	D0
Initial Valu	e 0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit [Description							Defaul
31 - 20 F	Reserved							-
	Data 19-0 (D ^r entry of LINE						to the first e	mpty 0
	When this reg ead. LINE1 F							be

14.2.11 PCM Center Playback/MIC ADC Channel (PCMC)

PCMC, a 32-bit Read/Write register, is a channel via which the system can write PCM Center Playback data to CODEC or read MIC ADC data from CODEC. Bits 31-20 are reserved. The other bits are initialized to 0 at reset. PCMC is not initialized in STANDBY mode.

Bit	31	30	29	28	27	26	25	24
Bit Name	-	-	-	-	-	-	-	-
Initial Value	-	-	-	-	-	-	-	-
R/W	-	-	-	-	-	-	-	-
Bit	23	22	21	20	19	18	17	16
Bit Name	-	-	-	-	D19	D18	D17	D16
Initial Value	-	-	-	-	0	0	0	0
R/W	-	-	-	-	R/W	R/W	R/W	R/W
Bit	15	14	13	12	11	10	9	8
Bit Name	D15	D14	D13	D12	D11	D10	D9	D8
Initial Value	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	7	6	5	4	3	2	1	0
Bit Name	D7	D6	D5	D4	D3	D2	D1	D0
Initial Value	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit De	escription							Defaul
31 - 20 Re	eserved							-
	ta 19-0 (D1 try of PCMC							mpty 0
W	hen this regi	ster is read,						

read. PCMC RX FIFO stores the MIC ADC data received from the connected CODEC.

14.2.12 PCM Left Surround Channel Data Register (PCMLS)

PCMLS, a 32-bit Write Only register, is a channel via which the system can write PCM Left Surround Playback data to CODEC. Bits 31-20 are reserved. The other bits are initialized to 0 at reset. PCMLS is not initialized in STANDBY mode.

Bit	31	30	29	28	27	26	25	24
Bit Name	-	-	-	-	-	-	-	-
Initial Value	-	-	-	-	-	-	-	-
R/W	-	-	-	-	-	-	-	-
Bit	23	22	21	20	19	18	17	16
Bit Name	-	-	-	-	D19	D18	D17	D16
Initial Value	-	-	-	-	0	0	0	0
R/W	-	-	-	-	W	W	W	W
Bit	15	14	13	12	11	10	9	8
Bit Name	D15	D14	D13	D12	D11	D10	D9	D8
Initial Value	0	0	0	0	0	0	0	0
R/W	W	W	W	W	W	W	W	W
Bit	7	6	5	4	3	2	1	0
Bit Name	D7	D6	D5	D4	D3	D2	D1	D0
Initial Value	0	0	0	0	0	0	0	0
R/W	W	W	W	W	W	W	W	W
Bit Des	cription							Default
31 - 20 Res	erved							-
				is written, t transmitted				mpty 0

14.2.13 PCM Right Surround Channel Data Register (PCMRS)

PCMRS, a 32-bit Write Only register, is a channel via which the system can write PCM Right Surround Playback data to CODEC. Bits 31-20 are reserved. The other bits are initialized to 0 at reset. PCMRS is not initialized in STANDBY mode.

Bit		31	30	29	28	27	26	25	24
Bit Name	e	-	-	-	-	-	-	-	-
Initial Va	lue	-	-	-	-	-	-	-	-
R/W		-	-	-	-	-	-	-	-
Bit		23	22	21	20	19	18	17	16
Bit Name	Э	-	-	-	-	D19	D18	D17	D16
Initial Va	lue	-	-	-	-	0	0	0	0
R/W		-	-	-	-	W	W	W	W
Bit		15	14	13	12	11	10	9	8
Bit Name	е	D15	D14	D13	D12	D11	D10	D9	D8
Initial Va	lue	0	0	0	0	0	0	0	0
R/W		W	W	W	W	W	W	W	W
Bit		7	6	5	4	3	2	1	0
Bit Name	Э	D7	D6	D5	D4	D3	D2	D1	D0
Initial Va	lue	0	0	0	0	0	0	0	0
		W	W	W	W	W	W	W	W
R/W									
R/W Bit	Des	cription							Default

14.2.14 PCMLFE Data Register (PCMLFE)

PCMLFE, a 32-bit Write Only register, is a channel via which the system can write PCMLFE data to CODEC. Bits 31-20 are reserved. The other bits are initialized to 0 at reset. PCMLFE is not initialized in STANDBY mode.

Bit	31	30	29	28	27	26	25	24
Bit Name	; -	-	-	-	-	-	-	-
Initial Val	ue -	-	-	-	-	-	-	-
R/W	-	-	-	-	-	-	-	-
Bit	23	22	21	20	19	18	17	16
Bit Name		-	-	-	D19	D18	D17	D16
Initial Val	ue -	-	-	-	0	0	0	0
R/W	-	-	-	-	W	W	W	W
Bit	15	14	13	12	11	10	9	8
Bit Name	e D15	D14	D13	D12	D11	D10	D9	D8
Initial Val	ue 0	0	0	0	0	0	0	0
R/W	W	W	W	W	W	W	W	W
Bit	7	6	5	4	3	2	1	0
	D7	D6	D5	D4	D3	D2	D1	D0
Bit Name	, 01				0	0	0	0
		0	0	0	0	0	0	0
Bit Name Initial Val R/W		0 W	0 W	0 W	W	W	W	W
Initial Val	ue 0	W	-	-	-	-	-	

14.2.15 Line 2 Channel Data Register (LINE2)

LINE2, a 32-bit Read/Write register, is a channel via which the system can write Line 2 DAC data to CODEC or read Line2 ADC data from CODEC. Bits 31-20 are reserved. The other bits are initialized to 0 at reset. LINE2 is not initialized in STANDBY mode.

Bit	31		30	29	28	27	26	25	24
Bit Name	-		-	-	-	-	-	-	-
Initial Valu	e -		-	-	-	-	-	-	-
R/W	-		-	-	-	-	-	-	-
Bit	23		22	21	20	19	18	17	16
Bit Name	-		-	-	-	D19	D18	D17	D16
Initial Valu	e -		-	-	-	0	0	0	0
R/W	-		-	-	-	R/W	R/W	R/W	R/W
Bit	15		14	13	12	11	10	9	8
Bit Name	D1	5	D14	D13	D12	D11	D10	D9	D8
Initial Valu	e 0		0	0	0	0	0	0	0
R/W	R/	N	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	7		6	5	4	3	2	1	0
Bit Name	D7		D6	D5	D4	D3	D2	D1	D0
Initial Valu	e 0		0	0	0	0	0	0	0
R/W	R/	N	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit I	Descript	ion							Default
31 - 20 I	Reserved -							-	
				this register Ind then be t					mpty 0
				the first nor C data from				l be read. L	NE2

14.2.16 HSET Data Register (HSET)

HSET, a 32-bit Read/Write register, is a channel via which the system can write HSET DAC data to CODEC or read HSET ADC data from CODEC. Bits 31-20 are reserved. The other bits are initialized to 0 at reset. HSET is not initialized in STANDBY mode.

Bit	31	30	29	28	27	26	25	24			
Bit Name	-	-	-	-	-	-	-	-			
Initial Value	ə -	-	-	-	-	-	-	-			
R/W	-	-	-	-	-	-	-	-			
Bit	23	22	21	20	19	18	17	16			
Bit Name	-	-	-	-	D19	D18	D17	D16			
Initial Value	ə -	-	-	-	0	0	0	0			
R/W	-	-	-	-	R/W	R/W	R/W	R/W			
Bit	15	14	13	12	11	10	9	8			
Bit Name	D15	D14	D13	D12	D11	D10	D9	D8			
Initial Value	ə 0	0	0	0	0	0	0	0			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
Bit	7	6	5	4	3	2	1	0			
Bit Name	D7	D6	D5	D4	D3	D2	D1	D0			
Initial Value	e 0	0	0	0	0	0	0	0			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
Bit C	Description Default										
31 - 20 F	Reserved -										
	Data 19-0 (D19-0): When this register is written, these bits will be written to the first empty 0 entry of HSET TX FIFO and then be transmitted to the connected CODEC.										
	Vhen this regi XX FIFO store						l be read. H	SET			

14.2.17 IO Control/Status Data Register (IOCS)

IOCS, a 32-bit Read/Write register, is a channel via which the system can write IO Control data to CODEC or read IO Status data from CODEC. Bits 31-20 are reserved. The other bits are initialized to 0 at reset. IOCS is not initialized in STANDBY mode.

Bit		31	30	29	28	27	26	25	24
Bit Name		-	-	-	-	-	-	-	-
Initial Valu	е	-	-	-	-	-	-	-	-
R/W		-	-	-	-	-	-	-	-
Bit		23	22	21	20	19	18	17	16
Bit Name		-	-	-	-	D19	D18	D17	D16
Initial Valu	е	-	-	-	-	0	0	0	0
R/W		-	-	-	-	R/W	R/W	R/W	R/W
Bit		15	14	13	12	11	10	9	8
Bit Name		D15	D14	D13	D12	D11	D10	D9	D8
Initial Valu	е	0	0	0	0	0	0	0	0
R/W		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit		7	6	5	4	3	2	1	0
Bit Name		D7	D6	D5	D4	D3	D2	D1	D0
Initial Valu	е	0	0	0	0	0	0	0	0
R/W		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit I	Description Default								
31 - 20 I	Reserved -								
						hese bits wil			mpty 0
						ry of IOCS F connected C		be read. IO	CS

14.2.18 AC97 Transmit Interrupt Enable Register (ATIER)

ATIER, a 32-bit Read/Write register, is used to enable or disable AC97 TX Interrupt. Bits 31-30 are reserved. The other bits are initialized to 0 at reset. ATIER is not initialized in STANDBY mode.

						-		24		
	-	-	PLTFRQI E	PRTFRQI E	L1TFRQI E	PCTFRQI E	PLSTFR QIE	PRSTFR QIE		
ie	-	-	0	0	0	0	0	0		
	-	-	R/W	R/W	R/W	R/W	R/W	R/W		
	23	22	21	20	19	18	17	16		
	PLFETFR QIE	L2TFRQI E	HTTFRQI E	IOCTFRG IE	PLTFOVI E	PRTFOVI E	L1TFOVI E	PCTFOVI E		
le	0	0	0	0	0	0	0	0		
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
	15	14	13	12	11	10	9	8		
	PLSTFO VIE	PRSTFO VIE	PLFETFC VIE	L2TFOVI E	HTTFOVI E	IOCTFOV IE	PLTFUNI E	PRTFUNI E		
le	0	0	0	0	0	0	0	0		
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
	7	6	5	4	3	2	1	0		
	L1TFUNI E	PCTFUNI E	PLSTFU NIE	PRSTFU NIE	PLFETFU NIE	L2TFUNI E	HTTFUNI E	IOCTFUN IE		
le	0	0	0	0	0	0	0	0		
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Descr	ription							Default		
								-		
PCML TX FIFO REQUEST Interrupt Enable (PLTFRQIE)										
When this bit is 1, PCML TX FIFO Request is enabled.										
								0		
				•				0		
•										
	Ie Ie Desci Reser PCML When When PCMF	- 23 PLFETFR QIE 0 R/W 15 PLSTFO VIE 0 R/W 7 L1TFUNI E 0 R/W 7 Description Reserved PCML TX FIFO F When this bit is 0 PCMR TX FIFO F When this bit is 1	- - 23 22 PLFETFR L2TFRQI QIE E Ie 0 R/W R/W 15 14 PLSTFO PRSTFO VIE VIE Ie 0 R/W R/W R/W R/W Image: R/W R/W Imag	- - R/W 23 22 21 PLFETFR L2TFRQI HTTFRQI QIE E E IE 0 0 0 R/W R/W R/W R/W 15 14 13 PLSTFO PRSTFO PLFETFC VIE VIE VIE IE 0 0 R/W R/W R/W IS 14 13 PLSTFO PRSTFO PLFETFC VIE VIE VIE IE 0 0 R/W R/W R/W ITTFUNI PCTFUNI PLSTFU E NIE NIE IE 0 0 R/W R/W R/W ITTFUNI PCTFUNI PLSTFU E NIE NIE IE 0 0 Reserved PCML TX FIFO REQUEST Interrupt En When this	- - R/W R/W 23 22 21 20 PLFETFR L2TFRQI HTTFRQI IOCTFRQ QIE E IE QIE E E IE IE IO 0 0 0 0 R/W R/W R/W R/W R/W 15 14 13 12 PLSTFO PRSTFO PLFETFOL2TFOVI VIE VIE VIE VIE E IP 0 0 0 0 R/W R/W R/W R/W R/W IP O 0 0 0 R/W R/W R/W R/W MW IP G 5 4 13 IP PCTFUNI PLSTFU PRSTFU PRSTFU IP Q 0 0 0 0 IP Q Q Q Q Q IP <td>- - R/W R/W R/W 23 22 21 20 19 PLFETFR L2TFRQI HTTFRQI IOCTFRQ PLTFOVI QIE E IE E ie 0 0 0 0 0 R/W R/W R/W R/W R/W I ie 0 0 0 0 0 R/W R/W R/W R/W R/W I 15 14 13 12 11 PLSTFO PRSTFO PLFETFOL2TFOVI HTTFOVI VIE VIE VIE E E ie 0 0 0 0 0 R/W R/W R/W R/W NIE NIE ie 0 0 0 0 0 R/W R/W R/W R/W R/W NIE ie 0 0 0 0 0 R/W <td< td=""><td>- - R/W R/W R/W R/W - - R/W R/W R/W R/W 23 22 21 20 19 18 PLFETFR L2TFRQI HTTFRQI IOCTFRQ PLTFOVI PRTFOVI QIE P E E E ie 0 0 0 0 0 0 R/W R/W R/W R/W R/W R/W 15 14 13 12 11 10 PLSTFO PRSTFO PLFETFOL2TFOVI HTTFOVI IOCTFOV VIE VIE VIE E IE IE ie 0 0 0 0 0 I ie 0 0 0 0 0 I ie 0 0 0 0 0 I I ie 0 0 0 0 0 0 I I ie 0 0 0 0 0 I I I I I I <</td><td>- R/W R/W R/W R/W R/W R/W 23 22 21 20 19 18 17 PLFETFR L2TFRQI HTTFRQI IOCTFRQ PLTFOVI PRTFOVI L1TFOVI QIE E</td></td<></td>	- - R/W R/W R/W 23 22 21 20 19 PLFETFR L2TFRQI HTTFRQI IOCTFRQ PLTFOVI QIE E IE E ie 0 0 0 0 0 R/W R/W R/W R/W R/W I ie 0 0 0 0 0 R/W R/W R/W R/W R/W I 15 14 13 12 11 PLSTFO PRSTFO PLFETFOL2TFOVI HTTFOVI VIE VIE VIE E E ie 0 0 0 0 0 R/W R/W R/W R/W NIE NIE ie 0 0 0 0 0 R/W R/W R/W R/W R/W NIE ie 0 0 0 0 0 R/W <td< td=""><td>- - R/W R/W R/W R/W - - R/W R/W R/W R/W 23 22 21 20 19 18 PLFETFR L2TFRQI HTTFRQI IOCTFRQ PLTFOVI PRTFOVI QIE P E E E ie 0 0 0 0 0 0 R/W R/W R/W R/W R/W R/W 15 14 13 12 11 10 PLSTFO PRSTFO PLFETFOL2TFOVI HTTFOVI IOCTFOV VIE VIE VIE E IE IE ie 0 0 0 0 0 I ie 0 0 0 0 0 I ie 0 0 0 0 0 I I ie 0 0 0 0 0 0 I I ie 0 0 0 0 0 I I I I I I <</td><td>- R/W R/W R/W R/W R/W R/W 23 22 21 20 19 18 17 PLFETFR L2TFRQI HTTFRQI IOCTFRQ PLTFOVI PRTFOVI L1TFOVI QIE E</td></td<>	- - R/W R/W R/W R/W - - R/W R/W R/W R/W 23 22 21 20 19 18 PLFETFR L2TFRQI HTTFRQI IOCTFRQ PLTFOVI PRTFOVI QIE P E E E ie 0 0 0 0 0 0 R/W R/W R/W R/W R/W R/W 15 14 13 12 11 10 PLSTFO PRSTFO PLFETFOL2TFOVI HTTFOVI IOCTFOV VIE VIE VIE E IE IE ie 0 0 0 0 0 I ie 0 0 0 0 0 I ie 0 0 0 0 0 I I ie 0 0 0 0 0 0 I I ie 0 0 0 0 0 I I I I I I <	- R/W R/W R/W R/W R/W R/W 23 22 21 20 19 18 17 PLFETFR L2TFRQI HTTFRQI IOCTFRQ PLTFOVI PRTFOVI L1TFOVI QIE E		

AC97 Transmit Interrupt Enable Register (ATIER) [cont'd]

Bit	Description	Default
27	Line 1 TX FIFO REQUEST Interrupt Enable (L1TFRQIE):	0
	When this bit is 1, Line 1 TX FIFO Request is enabled.	
	When this bit is 0, Line 1 TX FIFO Request is disabled.	
26	PCMC TX FIFO REQUEST Interrupt Enable (PCTFRQIE):	0
	When this bit is 1, PCMC TX FIFO Request is enabled.	
	When this bit is 0, PCMC TX FIFO Request is disabled.	
25	PCMLS TX FIFO REQUEST Interrupt Enable (PLSTFRQIE):	0
	When this bit is 1, PCMLS TX FIFO Request is enabled.	
	When this bit is 0, PCMLS TX FIFO Request is disabled.	
24	PCMRS TX FIFO REQUEST Interrupt Enable (PRSTFRQIE):	0
	When this bit is 1, PCMRS TX FIFO Request is enabled.	
	When this bit is 0, PCMRS TX FIFO Request is disabled.	
23	PCMLFE TX FIFO REQUEST Interrupt Enable (PLFETFRQIE):	0
	When this bit is 1, PCMLFE TX FIFO Request is enabled.	
	When this bit is 0, PCMLFE TX FIFO Request is disabled.	
22	Line2 TX FIFO REQUEST Interrupt Enable (L2TFRQIE):	0
	When this bit is 1, Line 2 TX FIFO Request is enabled.	
	When this bit is 0, Line 2 TX FIFO Request is disabled.	
21	HSET TX FIFO REQUEST Interrupt Enable (HTTFRQIE):	0
	When this bit is 1, HSET TX FIFO Request is enabled.	
	When this bit is 0, HSET TX FIFO Request is disabled.	
20	IO CTRL TX FIFO REQUEST Interrupt Enable (IOCTFRQIE):	0
	When this bit is 1, IO CTRL TX FIFO Request is enabled.	
	When this bit is 0, IO CTRL TX FIFO Request is disabled.	
9	PCML TX FIFO OVERRUN Interrupt Enable (PLTFOVIE):	0
	When this bit is 1, PCML TX FIFO OVERRUN Interrupt is enabled.	
	When this bit is 0, PCML TX FIFO OVERRUN Interrupt is disabled.	
8	PCMR TX FIFO OVERRUN Interrupt Enable (PRTFOVIE):	0
	When this bit is 1, PCMR TX FIFO OVERRUN Interrupt is enabled.	
	When this bit is 0, PCMR TX FIFO OVERRUN Interrupt is disabled.	
7	Line 1 TX FIFO OVERRUN Interrupt Enable (L1TFOVIE):	0
	When this bit is 1, Line1 TX FIFO OVERRUN Interrupt is enabled.	
	When this bit is 0, Line1 TX FIFO OVERRUN Interrupt is disabled.	
6	PCMC TX FIFO OVERRUN Interrupt Enable (PCTFOVIE):	0
	When this bit is 1, PCMC TX FIFO OVERRUN Interrupt is enabled.	
	When this bit is 0, PCMC TX FIFO OVERRUN Interrupt is disabled.	

AC97 Transmit Interrupt Enable Register (ATIER) [cont'd]

Bit	Description	Default
15	PCMLS TX FIFO OVERRUN Interrupt Enable (PLSTFOVIE):	0
	When this bit is 1, PCMLS TX FIFO OVERRUN Interrupt is enabled.	
	When this bit is 0, PCMLS TX FIFO OVERRUN Interrupt is disabled.	
4	PCMRS TX FIFO OVERRUN Interrupt Enable (PRSTFOVIE):	0
	When this bit is 1, PCMRS TX FIFO OVERRUN Interrupt is enabled.	
	When this bit is 0, PCMRS TX FIFO OVERRUN Interrupt is disabled.	
3	PCMLFE TX FIFO OVERRUN Interrupt Enable (PLFETFOVIE):	0
	When this bit is 1, PCMLFE TX FIFO OVERRUN Interrupt is enabled.	
	When this bit is 0, PCMLFE TX FIFO OVERRUN Interrupt is disabled.	
2	Line2 TX FIFO OVERRUN Interrupt Enable (L2TFOVIE):	0
	When this bit is 1, Line 2 TX FIFO OVERRUN Interrupt is enabled.	
	When this bit is 0, Line 2 TX FIFO OVERRUN Interrupt is disabled.	
11	HSET TX FIFO OVERRUN Interrupt Enable (HTTFOVIE):	0
	When this bit is 1, HSET TX FIFO OVERRUN Interrupt is enabled.	
	When this bit is 0, HSET TX FIFO OVERRUN Interrupt is disabled.	
10	IO CTRL TX FIFO OVERRUN Interrupt Enable (IOCTFOVIE):	0
	When this bit is 1, IO CTRL TX FIFO OVERRUN Interrupt is enabled.	
	When this bit is 0, IO CTRL TX FIFO OVERRUN Interrupt is disabled.	
	PCML TX FIFO UNDERRUN Interrupt Enable (PLTFUNIE):	0
	When this bit is 1, PCML TX FIFO UNDERRUN Interrupt is enabled.	
	When this bit is 0, PCML TX FIFO UNDERRUN Interrupt is disabled.	
1	PCMR TX FIFO UNDERRUN Interrupt Enable (PRTFUNIE):	0
	When this bit is 1, PCMR TX FIFO UNDERRUN Interrupt is enabled.	
	When this bit is 0, PCMR TX FIFO UNDERRUN Interrupt is disabled.	
	Line 1 TX FIFO UNDERRUN Interrupt Enable (L1TFUNIE):	0
	When this bit is 1, Line 1 TX FIFO UNDERRUN Interrupt is enabled.	
	When this bit is 0, Line 1 TX FIFO UNDERRUN Interrupt is disabled.	
	PCMC TX FIFO UNDERRUN Interrupt Enable (PCTFUNIE):	0
	When this bit is 1, PCMC TX FIFO UNDERRUN Interrupt is enabled.	
	When this bit is 0, PCMC TX FIFO UNDERRUN Interrupt is disabled.	
	PCMLS TX FIFO UNDERRUN Interrupt Enable (PLSTFUNIE):	0
	When this bit is 1, PCMLS TX FIFO UNDERRUN Interrupt is enabled.	
	When this bit is 0, PCMLS TX FIFO UNDERRUN Interrupt is disabled.	
	PCMRS TX FIFO UNDERRUN Interrupt Enable (PRSTFUNIE):	0
	When this bit is 1, PCMRS TX FIFO UNDERRUN Interrupt is enabled.	
	When this bit is 0, PCMRS TX FIFO UNDERRUN Interrupt is disabled.	

AC97 Transmit Interrupt Enable Register (ATIER) [cont'd]

Bit	Description	Default
3	PCMLFE TX FIFO UNDERRUN Interrupt Enable (PLFETFUNIE):	0
	When this bit is 1, PCMLFE TX FIFO UNDERRUN Interrupt is enabled.	
	When this bit is 0, PCMLFE TX FIFO UNDERRUN Interrupt is disabled.	
2	Line2 TX FIFO UNDERRUN Interrupt Enable (L2TFUNIE):	0
	When this bit is 1, Line 2 TX FIFO UNDERRUN Interrupt is enabled.	
	When this bit is 0, Line 2 TX FIFO UNDERRUN Interrupt is disabled.	
1	HSET TX FIFO UNDERRUN Interrupt Enable (HTTFUNIE):	0
	When this bit is 1, HSET TX FIFO UNDERRUN Interrupt is enabled.	
	When this bit is 0, HSET TX FIFO UNDERRUN Interrupt is disabled.	
0	IO CTRL TX FIFO UNDERRUN Interrupt Enable (IOCTFUNIE):	0
	When this bit is 1, IO CTRL TX FIFO UNDERRUN Interrupt is enabled.	
	When this bit is 0, IO CTRL TX FIFO UNDERRUN Interrupt is disabled.	

14.2.19 AC97 TX FIFO Status Register

ATSR, a 32-bit Read Only register, is used to reflect the status of AC97 TX controller. Bits 31-30 are reserved. The other bits are initialized to 0 at reset. ATIER is not initialized in STANDBY mode.

Bit	31	30	29	28	27	26	25	24
Bit Name	-	-	PLTFRQ	PRTFRQ	L1TFRQ	PCTFRQ	PLSTFR Q	PRSTFR Q
Initial Value	-	-	0	0	0	0	0	0
R/W	-	-	R	R	R	R	R	R
Bit	23	22	21	20	19	18	17	16
Bit Name	PLFETFF Q	RL2TFRQ	HTTFRQ	IOCTFRG	PLTFOV	PRTFOV	L1TFOV	PCTFOV
Initial Value	0	0	0	0	0	0	0	0
R/W	R	R	R	R	R	R	R	R
Bit	15	14	13	12	11	10	9	8
Bit Name	PLSTFO V	PRSTFO V	PLFETFC V	L2TFOV	HTTFOV	IOCTFOV	PLTFUN	PRTFUN
Initial Value	0	0	0	0	0	0	0	0
R/W	R	R	R	R	R	R	R	R

Bit		7	6	5	4	3	2	1	0			
Bit Name)	L1TFUN	PCTFUN	PLSTFU	PRSTFU	PLFETFU	L2TFUN	HTTFUN	IOCTFUN			
				Ν	Ν	Ν						
Initial Va	lue	0	0	0	0	0	0	0	0			
R/W		R	R	R	R	R	R	R	R			
Bit	Des	cription							Default			
31 - 30	Res	erved							-			
29	PCML TX FIFO REQUEST (PLTFRQ):											
	1 inc	dicates that h	nalf of PCML	TX FIFO is	empty and	must be fille	d by the sys	stem.				
28	PCMR TX FIFO REQUEST (PRTFRQ):											
	1 inc	stem.										
27	Line	1 TX FIFO	REQUEST (L1TFRQ):					0			
	1 inc	dicates that h	nalf of Line1	FIFO is emp	oty and mus	t be filled by	the system					
26	PCN	IC TX FIFO	REQUEST(PCTFRQ):					0			
	1 indicates that half of PCMC TX FIFO is empty and must be filled by the system.											
25	PCN		0									
	1 inc	ystem.										
24	PCMRS TX FIFO REQUEST (PRSTFRQ):											
	1 indicates that half of PCMRS TX FIFO is empty and must be filled by the system.											
23	PCMLFE TX FIFO REQUEST (PLFETFRQ):											
	1 indicates that half of PCMLFE FIFO is empty and must be filled by the system.											
22			REQUEST (L	-					0			
	1 indicates that half of Line2 FIFO is empty and must be filled by the system.											
21			REQUEST (I	-					0			
		stem.										
20	10 0	TRL TX FIF	O REQUES	T (IOCTFRO	ב):				0			
	1 indicates that half of IO CTRL TX FIFO is empty and must be filled by the system.											
19			OVERRUN (0			
			PCML TX FI		in.							
18			OVERRUN						0			
	1 indicates that PCMR TX FIFO is overrun.											
17			OVERRUN (0			
			Line 1 FIFO i									
16			OVERRUN(0			
			PCMC TX FI									
15			OVERRUN	•	-				0			
	1 inc	dicates that F	PCMLS FIFC	is overrun.								

AC97 TX FIFO Status Register [cont'd]

Bit	Description	Default
14	PCMRS TX FIFO OVERRUN (PRSTFOV):	0
	1 indicates that PCMRS FIFO is overrun.	
13	PCMLFE TX FIFO OVERRUN (PLFETFOV):	0
	1 indicates that PCMLFE FIFO is overrun.	
12	Line2 TX FIFO OVERRUN (L2TFOV):	0
	1 indicates that Line2 FIFO is overrun.	
11	HSET TX FIFO OVERRUN (HTTFOV):	0
	1 indicates that HSET TX FIFO is overrun.	
10	IO CTRL TX FIFO OVERRUN (IOCTFOV):	0
	1 indicates that IO CTRL TX FIFO is overrun.	
9	PCML TX FIFO UNDERRUN (PLTFUN):	0
	1 indicates that PCML TX FIFO is underrun.	
8	PCMR TX FIFO UNDERRUN (PRTFUN):	0
	1 indicates that PCMR TX FIFO is underrun.	
7	Line 1 TX FIFO UNDERRUN (L1TFUN):	0
	1 indicates that Line1 FIFO is underrun.	
6	PCMC TX FIFO UNDERRUN(PCTFUN):	0
	1 indicates that PCMC TX FIFO is underrun.	
5	PCMLS TX FIFO UNDERRUN (PLSTFUN):	0
	1 indicates that PCMLS TX FIFO is underrun.	
4	PCMRS TX FIFO UNDERRUN (PRSTFUN):	0
	1 indicates that PCMRS TX FIFO is underrun.	
3	PCMLFE TX FIFO UNDERRUN (PLFETFUN):	0
	1 indicates that PCMLFE TX FIFO is underrun.	
2	Line2 TX FIFO UNDERRUN (L2TFUN):	0
	1 indicates that Line 2 TX FIFO is underrun.	
1	HSET TX FIFO UNDERRUN (HTTFUN):	0
	1 indicates that HSET TX FIFO is underrun.	
0	IO CTRL TX FIFO UNDERRUN (IOCTFUN):	0
	1 indicates that IO CTRL TX FIFO is underrun.	

14.2.20 AC97 RX FIFO Interrupt Enable Register (ARIER)

ARIER, a 32-bit Write only register, is used to enable or disable AC97 RX Interrupt. Bits 31-2<u>3</u>are reserved. The other bits are initialized to 0 at reset. ARIER is not initialized in standby mode.

Bit		31	30	29	28	27	26	25	24			
Bit Name		-	-	-	-	-	-	-	-			
Initial Val	ue	-	-	-	-	-	-	-	-			
R/W		-	-	-	-	-	-	-	-			
Bit		23	22	21	20	19	18	17	16			
Bit Name	1	-	STARYIE	STDRYIE	PLRFRQI E	PRRFRQ E	L1RFRQI E	MICRFR QIE	L2RFRQI E			
Initial Val	ue	-	0	0	0	0	0	0	0			
R/W		-	W	W	W	W	W	W	W			
Bit		15	14	13	12	11	10	9	8			
Bit Name	1	HTRFRQ E	I IOCSRFR QIE	PLRFOVI E	PRRFOV E	IL1RFOVI E	MICRFO VIE	L2RFOVI E	HTRFOVI E			
Initial Val	ue	0	0	0	0	0	0	0	0			
R/W		W	W	W	W	W	W	W	W			
Bit		7	6	5	4	3	2	1	0			
Bit Name	1	IOCSRF OVIE	PLRFUNI E	PRRFUN E	L1RFUNI E	MICRFU NIE	L2RFUNI E	HTRFUNI E	IOCSRFU NIE			
Initial Val	ue	0	0	0	0	0	0	0	0			
R/W		W	W	W	W	W	W	W	W			
Bit	Desc	ription							Default			
31 - 23	Rese								-			
22	Statu		0									
	When this bit is set to 1, Status Address Ready Interrupt is enabled.											
			s Address R			ed.						
21			dy Interrup						0			
			et to 1, State			is enabled.						
	Other	wise, Statu	s Data Read	y Interrupt is	s disabled.							

AC97 RX FIFO Interrupt Enable Register (ARIER) [cont'd]

Bit	Description	Default
20	PCML RX FIFO REQUEST Interrupt Enable (PLRFRQIE):	0
	When this bit is set to 1, PCML RX FIFO Request Interrupt is enabled.	
	When this bit is reset to 0, PCML RX FIFO Request Interrupt is disabled.	
9	PCMR RX FIFO REQUEST Interrupt Enable (PRRFRQIE):	0
	When this bit is set to 1, PCMR RX FIFO Request Interrupt is enabled.	
	When this bit is reset to 0, PCMR RX FIFO Request Interrupt is disabled.	
8	Line 1 RX FIFO REQUEST Interrupt Enable (L1RFRQIE):	0
	When this bit is set to 1, Line 1 RX FIFO Request Interrupt is enabled.	
	When this bit is reset to 0, Line 1 RX FIFO Request Interrupt is disabled.	
7	MIC RX FIFO REQUEST Interrupt Enable (MICRFRQIE):	0
	When this bit is set to 1, MIC RX FIFO Request Interrupt is enabled.	
	When this bit is reset to 0, MIC RX FIFO Request Interrupt is disabled.	
6	Line2 RX FIFO REQUEST Interrupt Enable (L2RFRQIE):	0
	When this bit is set to 1, Line 2 RX FIFO Request Interrupt is enabled.	
	When this bit is reset to 0, Line 2 RX FIFO Request Interrupt is disabled.	
5	HSET RX FIFO REQUEST Interrupt Enable (HTRFRQIE):	0
	When this bit is set to 1, HSET RX FIFO Request Interrupt is enabled.	
	When this bit is reset to 0, HSET RX FIFO Request Interrupt is disabled.	
4	IO CTRL/STA RX FIFO REQUEST Interrupt Enable (IOCSRFRQIE):	0
	When this bit is set to 1, IO CTRL/STA RX FIFO Request Interrupt is enabled.	
	When this bit is reset to 0, IO CTRL/STA RX FIFO Request Interrupt is disabled.	
3	PCML RX FIFO OVERRUN Interrupt Enable (PLRFOVIE):	0
	When this bit is set to 1, PCML RX FIFO OVERRUN Interrupt is enabled.	
	When this bit is reset to 0, PCML RX FIFO OVERRUN Interrupt is disabled.	
2	PCMR RX FIFO OVERRUN Interrupt Enable (PRRFOVIE):	0
	When this bit is set to 1, PCMR RX FIFO OVERRUN Interrupt is enabled.	
	When this bit is reset to 0, PCMR RX FIFO OVERRUN Interrupt is disabled.	
1	Line 1 RX FIFO OVERRUN Interrupt Enable (L1RFOVIE):	0
	When this bit is set to 1, Line 1 RX FIFO OVERRUN Interrupt is enabled.	
	When this bit is reset to 0, Line 1 RX FIFO OVERRUN Interrupt is disabled.	
0	MIC RX FIFO OVERRUN Interrupt Enable (MICRFOVIE):	0
	When this bit is set to 1, MIC RX FIFO OVERRUN Interrupt is enabled.	
	When this bit is reset to 0, MIC RX FIFO OVERRUN Interrupt is disabled.	
)	Line2 RX FIFO OVERRUN Interrupt Enable (L2RFOVIE):	0
	When this bit is set to 1, Line 2 RX FIFO OVERRUN Interrupt is enabled.	
	When this bit is reset to 0, Line 2 RX FIFO OVERRUN Interrupt is disabled.	

AC97 RX FIFO Interrupt Enable Register (ARIER) [cont'd]

Bit	Description	Default
8	HSET RX FIFO OVERRUN Interrupt Enable (HTRFOVIE):	0
	When this bit is set to 1, HSET RX FIFO OVERRUN Interrupt is enabled.	
	When this bit is reset to 0, HSET RX FIFO OVERRUN Interrupt is disabled.	
7	IO CTRL/STA RX FIFO OVERRUN Interrupt Enable (IOCSRFOVIE):	0
	When this bit is set to 1, IO CTRL/STA RX FIFO OVERRUN Interrupt is enabled.	
	When this bit is reset to 0, IO CTRL/STA RX FIFO OVERRUN Interrupt is disabled.	
6	PCML RX FIFO UNDERRUN Interrupt Enable (PLRFUNIE):	0
	When this bit is set to 1, PCML RX FIFO UNDERRUN Interrupt is enabled.	
	When this bit is reset to 0, PCML RX FIFO UNDERRUN Interrupt is disabled.	
5	PCMR RX FIFO UNDERRUN Interrupt Enable (PRRFUNIE):	0
	When this bit is set to 1, PCMR RX FIFO UNDERRUN Interrupt is enabled.	
	When this bit is reset to 0, PCMR RX FIFO UNDERRUN Interrupt is disabled.	
4	Line 1 RX FIFO UNDERRUN Interrupt Enable (L1RFUNIE):	0
	When this bit is set to 1, Line 1 RX FIFO UNDERRUN Interrupt is enabled.	
	When this bit is reset to 0, Line 1 RX FIFO UNDERRUN Interrupt is disabled.	
3	MIC RX FIFO UNDERRUN Interrupt Enable (MICRFUNIE):	0
	When this bit is set to 1, MIC RX FIFO UNDERRUN Interrupt is enabled.	
	When this bit is reset to 0, MIC RX FIFO UNDERRUN Interrupt is disabled.	
2	Line2 RX FIFO UNDERRUN Interrupt Enable (L2RFUNIE):	0
	When this bit is set to 1, Line 2 RX FIFO UNDERRUN Interrupt is enabled.	
	When this bit is reset to 0, Line 2 RX FIFO UNDERRUN Interrupt is disabled.	
1	HSET RX FIFO UNDERRUN Interrupt Enable (HTRFUNIE):	0
	When this bit is set to 1, HSET RX FIFO UNDERRUN Interrupt is enabled.	
	When this bit is reset to 0, HSET RX FIFO UNDERRUN Interrupt is disabled.	
0	IO CTRL/STA RX FIFO UNDERRUN Interrupt Enable (IOCSRFUNIE):	0
	When this bit is set to 1, IO CTRL/STA RX FIFO UNDERRUN Interrupt is enabled.	
	When this bit is reset to 0, IO CTRL/STA RX FIFO UNDERRUN Interrupt is disabled.	

14.2.21 AC97 RX Status Register (ARSR)

ARSR, a 32-bit Read Only register, is used to reflect the status of AC97 RX controller. Bits 31-23 are reserved. The other bits are initialized to 0 at reset. ARSR is not initialized in STANDBY mode.

Bit		31	30	29	28	27	26	25	24
Bit Name		-	-	-	-	-	-	-	-
Initial Valu	Je	-	-	-	-	-	-	-	-
R/W		-	-	-	-	-	-	-	-
Bit		23	22	21	20	19	18	17	16
Bit Name		-	STARY	STDRY	PLRFRQ	PRRFRQ	L1RFRQ	MICRFRO	L2RFRQ
Initial Valu	Je	-	0	0	0	0	0	0	0
R/W		-	R	R	R	R	R	R	R
Bit		15	14	13	12	11	10	9	8
Bit Name		HTRFRQ	IOCSRFRC	PLRFOV	PRRFOV	L1RFOV	MICRFO	/L2RFOV	HTRFOV
Initial Valu	Je	0	0	0	0	0	0	0	0
R/W		R	R	R	R	R	R	R	R
Bit		7	6	5	4	3	2	1	0
Bit Name		IOCSRFOV	PLRFUN	PRRFUN	L1RFUN	MICRFUN	L2RFUN	HTRFUN	IOCSRFUN
Initial Valu	Je	0	0	0	0	0	0	0	0
R/W		R	R	R	R	R	R	R	R
Bit	De	scription							Default
31 - 21	Re	served							-
	Status Address Ready (STARY): 0 When this bit is set to 1, it indicates that status address is ready. 0						0		
-		atus Data Rea				-			0
	When this bit is set to 1, it indicates that status data is ready.								
		ML RX FIFO		-					0
	When this bit is set to 1, it indicates that half of PCML RX FIFO is full and must be cle by the system.								

AC97 RX Status Register (ARSR) [cont'd]

Bit	Description	Default
19	PCMR RX FIFO REQUEST (PRRFRQ):	0
	When this bit is set to 1, it indicates that half of PCMR RX FIFO is full and must be cleared by the system.	ł
18	Line 1 RX FIFO REQUEST (L1RFRQ):	0
	When this bit is set to 1, it indicates that half of Line 1 RX FIFO is full and must cleared by the system.	
17	MIC RX FIFO REQUEST (MICRFRQ):	0
	When this bit is set to 1, it indicates that half of MIC RX FIFO is full and must be cleared by the system.	
16	Line2 RX FIFO REQUEST (L2RFRQ):	0
	When this bit is set to 1, it indicates that half of Line 2 RX FIFO is full and must be cleared by the system.	
15	HSET RX FIFO REQUEST (HTRFRQ):	0
	When this bit is set to 1, it indicates that half of HSET RX FIFO is full and must be cleared by the system.	
14	IO CTRL/Status RX FIFO REQUEST (IOCSRFRQ):	0
	When this bit is set to 1, it indicates that half of IO CTRL/Status RX FIFO is full and must be cleared by the system.	
13	PCML RX FIFO OVERRUN (PLRFOV):	0
	When this bit is set to 1, it indicates that PCML RX FIFO is overrun.	
12	PCMR RX FIFO OVERRUN (PRRFOV):	0
	When this bit is set to 1, it indicates that PCMR RX FIFO is overrun.	
11	Line 1 RX FIFO OVERRUN (L1RFOV):	0
	When this bit is se to 1, it indicates that Line 1 RX FIFO is overrun.	
10	MIC RX FIFO OVERRUN (MICRFOV):	0
	When this bit is set to 1, it indicates that MIC RX FIFO is overrun.	
9	Line2 RX FIFO OVERRUN (L2RFOV):	0
	When this bit is set to 1, it indicates that Line 2 RX FIFO is overrun.	
8	HSET RX FIFO OVERRUN (HTRFOV):	0
	When this bit is set to 1, it indicates that HSET RX FIFO is overrun.	
7	IO CTRL/Status RX FIFO OVERRUN (IOCSRFOV):	0
	When this bit is set to 1, it indicates that IO CTRL/Status RX FIFO is overrun.	
6	PCML RX FIFO UNDERRUN (PLRFUN):	0
	When this bit is set to 1, it indicates that PCML RX FIFO is underrun.	
5	PCMR RX FIFO UNDERRUN (PRRFUN):	0
	When this bit is set to 1, it indicates that PCMR RX FIFO is underrun	
4	Line1 RX FIFO UNDERRUN (L1RFUN):	0
	When this bit is set to 1, it indicates that Line 1 RX FIFO is underrun	
3	MIC RX FIFO UNDERRUN (MICRFUN):	0
	When this bit is set to 1, it indicates that MIC RX FIFO is underrun	

AC97 RX Status Register (ARSR) [cont'd]

Bit	Description	Default
2	Line2 RX FIFO UNDERRUN (L2RFUN):	0
	When this bit is set to 1, it indicates that Line 2 RX FIFO is underrun	
1	HSET RX FIFO UNDERRUN (HTRFUN):	0
	When this bit is set to 1, it indicates that HSET RX FIFO is underrun	
0	IO CTRL/STA RX FIFO UNDERRUN (IOCSRFUN):	0
	When this bit is set to 1, it indicates that IO CTRL/STA RX FIFO is underrun	

14.2.22 AC97 Control Register (ACR)

ACR, a 32-bit Write only register, is used to control AC97 controller. Bits 30-23 are reserved. The other bits are initialized to 0 at reset. ACR is not initialized at STANDBY mode.

Bit	31	30	29	28	27	26	25	24
Bit Name	VS	-	-	-	-	-	-	-
Initial Value	0	-	-	-	-	-	-	-
R/W	W	-	-	-	-	-	-	-
Bit	23	22	21	20	19	18	17	16
Bit Name	-	RXDMA_ EN	TXDMA_ EN	FCAF	FCDF	FSTAF	FSTDF	FPLTF
Initial Value	-	0	0	0	0	0	0	0
R/W	-	W	W	W	W	W	W	W
Bit	15	14	13	12	11	10	9	8
Bit Name	FPRTF	FL1TF	FPCTF	FPLSTF	FPRSTF	FPLETF	FL2TF	FHTF
Initial Value	0	0	0	0	0	0	0	0
R/W	W	W	W	W	W	W	W	W
Bit	7	6	5	4	3	2	1	0
Bit Name	FIOCTF	FPLRF	FPRRF	FL1RF	FMRF	FL2RF	FHRF	FIOSRF
Initial Value	0	0	0	0	0	0	0	0
R/W	W	W	W	W	W	W	W	W

AC97 Control Register (ACR) [cont'd]

Bit	Description	Default			
31	Version Select (VS): If this bit is set to 1, this module supports AC97 Ver2.0. Otherwise, this module supports AC97 Ver1.03	0			
30 - 21	Reserved	-			
22	RX DMA Enable (RXDMA_EN): If this bit is set to 1, RX DMA function is enabled. Otherwise, RX DMA function is disabled.	0			
21	TX DMA Enable (TXDMA_EN): If this bit is set to 1, TX DMA function is enabled. Otherwise, TX DMA function is disabled.				
20	Flush CAR FIFO (FCAF): When this bit is written by 1, command address FIFO is flushed.	0			
19	Flush CDR FIFO (FCDF): When this bit is written by 1, command data FIFO is flushed.	0			
18	Flush STA FIFO (FSTAF): When this bit is written by 1, status address FIFO is flushed.	0			
17	Flush STD FIFO (FSTDF): When this bit is written by 1, status data FIFO is flushed.	0			
16	Flush PCML TX FIFO (FPLTF): When this bit is written by 1, PCML TX FIFO is flushed.	0			
15	Flush PCMR TX FIFO (FPRTF): When this bit is written by 1, PCMR TX FIFO is flushed.	0			
14	Flush Line1 TX FIFO (FL1TF): When this bit is written by 1, Line1 TX FIFO is flushed.	0			
13	Flush PCMC TX FIFO (FPCTF): When this bit is written by 1, PCMC TX FIFO is flushed.	0			
12	Flush PCML Surround TX FIFO (FPLSTF): When this bit is written by 1, PCMLS TX FIFO is flushed.	0			
11	Flush PCMR Surround TX FIFO (FPRSTF): When this bit is written by 1, PCMRS TX FIFO is flushed.	0			
10	Flush PCM LFE TX FIFO (FPLETF): When this bit is written by 1, PCMLFE TX FIFO is flushed.	0			
9	Flush Line2 TX FIFO (FL2TF): When this bit is written by 1, Line 2 TX FIFO is flushed.	0			
8	Flush HSET TX FIFO (FHTF): When this bit is written by 1, HSET TX FIFO is flushed.	0			
7	Flush IO CTRL TX FIFO (FIOCTF): When this bit is written by 1, IO CTRL TX FIFO is flushed.	0			
6	Flush PCML RX FIFO (FPLRF): When this bit is written by 1, PCML RX FIFO is flushed.	0			
5	Flush PCMR RX FIFO (FPRRF): When this bit is written by 1, PCMR RX FIFO is flushed.	0			
4	Flush Line1 RX FIFO (FL1RF): When this bit is written by 1, Line 1 RX FIFO is flushed.	0			
3	Flush MIC RX FIFO (FMRF): When this bit is written by 1, MIC RX FIFO is flushed.	0			
2	Flush Line2 RX FIFO (FL2RF): When this bit is written by 1, Line 2 RX FIFO is flushed.	0			
1	Flush HSET RX FIFO (FHRF): When this bit is written by 1, HSET RX FIFO is flushed.	0			
0	Flush IO STATUS RX FIFO (FIOSRF): When this bit is written by 1, IO Status RX FIFO is flushed.	s 0			

Note: Once bit 21 or 22 is set, PCML and PCMR FIFO will be accessed through PCML register with interleaving method.

14.2.23 AC97 TAG Register (ATAGR)

ATAGR, a 32-bit Read/Write register, is used to write TX tag or read RX tag. Bits 18-13 are reserved. The other bits are initialized to 0 at reset. ATAGR is not initialized in STANDBY mode.

Bit		31	30	29	28	27	26	25	24
Bit Name		CR	RXVS1	RXVS2	RXVS3	RXVS4	RXVS5	RXVS6	RXVS7
Initial Val	ue	0	0	0	0	0	0	0	0
R/W		R	R	R	R	R	R	R	R
Bit		23	22	21	20	19	18	17	16
Bit Name		RXVS8	RXVS9	RXVS10	RXVS11	RXVS12	-	-	-
Initial Val	ue	0	0	0	0	0	0	0	0
R/W		R	R	R	R	R	-	-	-
Bit		15	14	13	12	11	10	9	8
Bit Name	•	-	-	-	TXVS3	TXVS4	TXVS5	TXVS6	TXVS7
Initial Val	ue	0	0	0	0	0	0	0	0
R/W		-	-	-	R/W	R/W	R/W	R/W	R/W
Bit		7	6	5	4	3	2	1	0
Bit Name		TXVS8	TXVS9	TXVS10	TXVS11	TXVS12	ZERO	ZERO	ZERO
Initial Val	ue	0	0	0	0	0	0	0	0
R/W		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit		ription							Default
31	CODEC Ready (CR): When this bit is set to 1, it indicates that the connected CODEC is 0 ready.						s 0		
30 - 19	19 RX Valid Slot 1-12 (RXVS1-12): These bits indicate which slots read from CODEC are 0 valid.								
18 - 13	Rese	rved							0
12 - 3				12): These to the					n 0
2 - 0	ZERO	D: Don't wr	ite 1 to these	e bits.					0

14.2.24 Slot Request Active Register (SRAR)

SRAR, a 16-bit Read/Write register, is used to set the active level of the solt request of slot3-12. Bits 15-13 and 2-0 are reserved. The other bits are initialized to 0 at reset. SRAR is not initialized in STANDBY mode.

Bit		15	14	13	12	11	10	9	8	
Bit Name	9	-	-	-	SL12RA	SL11RA	SL10RA	SL9RA	SL8RA	
Initial Va	lue	0	0	0	0	0	0	0	0	
R/W		-	-	-	R/W	R/W	R/W	R/W	R/W	
Bit		7	6	5	4	3	2	1	0	
Bit Name	9	SL7RA	SL6RA	SL5RA	SL4RA	SL3RA	-	-	-	
Initial Va	lue	0	0	0	0	0	0	0	0	
R/W		R/W	R/W	R/W	R/W	R/W	-	-	-	
Bit	Desc	ription							Default	
16 - 10	Rese	erved							0	
12	Slot	Request 1	2 Active (SI	_12RA):					0	
	When this bit is set to 1, slot 12 request is high active.									
	Othe	rwise, slot	12 request is	s low active.						
11	Slot Request 11 Active (SL11RA):									
	When this bit is set to 1, slot 11 request is high active.									
	Othe	rwise, slot	11 request is	s low active.						
10	Slot Request 10 Active (SL10RA):									
	When this bit is set to 1, slot 10 request is high active.									
	Otherwise, slot 10 request is low active.									
9	Slot Request 9 Active (SL9RA):									
	When this bit is set to 1, slot 9 request is high active.									
	Otherwise, slot 9 request is low active.									
8	Slot Request 8 Active (SL8RA):									
	When this bit is set to 1, slot 8 request is high active.									
	Otherwise, slot 8 request is low active.									
7	Slot	Request 7	Active (SL7	7RA):					0	
	When this bit is set to 1, slot 7 request is high active.									
	Othe	rwise, slot	7 request is	low active.						
6	Slot	Request 6	Active (SL	GRA):					0	
	Whe	n this bit is	set to 1, slot	6 request is	s high active					
	Othe	rwise, slot	6 request is	low active.						

Slot Request Active Register (SRAR) [cont'd]

Bit	Description	Default
5	Slot Request 5 Active (SL5RA):	0
	When this bit is set to 1, slot 5 request is high active.	
	Otherwise, slot 5 request is low active.	
4	Slot Request 4 Active (SL4RA):	0
	When this bit is set to 1, slot 4 request is high active.	
	Otherwise, slot 4 request is low active.	
3	Slot Request 3 Active (SL3RA):	0
	When this bit is set to 1, slot 3 request is high active.	
	Otherwise, slot 3 request is low active.	
2 - 0	Reserved	-

14.3 Function Description

This Serial CODEC Interface incorporates Internal Bus Interface, Clock generator, CS42xx Transmit/Receive data controller, AC97 Transmit/Receive data controller, and miscellaneous function block. Each function block is described in the following sections.

14.3.1 Internal Bus Interface

This function block provides the registers that can read/write by system via an internal bus. These registers include control registers, status registers and TX/RX data registers. These registers are described in Section 14-2.

14.3.2 Clock Generator

This function block provides a variable frequency master clock generator and a gating CKIO circuit. The master clock generator supports a master clock for CS4218 CODEC to allow the CODEC have a sample rate from 8KHz to 48KHz. The frequency can be controlled by FSR register. And the serial clock, which has half frequency of master clock, is generated in this generator, too. The gating CKIO circuit gates CKIO in STANDBY mode to reduce power consumption.

Rev. 3.0, 03/01, page 217 of 390

14.3.3 CS4218 or CS4271 TX Controller

This module, as shown in Fig14-2, contains a TX FIFO, a 32-bit buffer (BUF), a parallel-to-serial shift register (PSR) and an inferred control circuit. This TX FIFO has two blocks and each block has 4 32-bit entries. When TX transaction begins, the data stored in TX FIFO will be written to BUF whenever BUF is empty. The data stored in BUF is written to PSR at specific timing points of each frame and then the data is serially transmitted to the connected CODEC via serial data output port. In PIO mode, this module signals an interrupt request to the system under one of the following conditions: TX FIFO transmit done, underrun and overrun. TX FIFO transmit done means that any of the two blocks is empty. The system can read SR to realize the source of the interrupt request and perform related interrupt service routine. In DMA mode, this module signals a DMA request (DREQ#) whenever TX FIFO is nearly empty, and releases DREQ# whenever TX FIFO is close to full. DMA mode is more preferred because it will not the increase the CPU workload.

14.3.4 CS4218 or CS4271 RX Controller

This module, as shown in Fig14-3, contains a RX FIFO, a 32-bit buffer (BUF), a serial-to-parallel shift register(SPR) and an inferred control circuit. This RX FIFO has two blocks and each block has 4 32-bit entries. When RX transaction works, serial data from serial data input port is serially shifted into SPR one bit per serial clock cycle and the data stored in SPR is written to BUF at specific timing points of each frame. The data stored in BUF is written to RX FIFO whenever BUF is full. In PIO mode, this module will signal an interrupt request to the system under one of the following conditions: RX FIFO transmit done, underrun and overrun. RX FIFO transmit done means that any of the two blocks is full. In DMA mode, this module signals DREQ# whenever RX FIFO is close to full and releases DREQ# whenever RX FIFO is nearly empty.

14.3.5 AC97 TX Controller

This module, as shown in Fig14-4 on page 169, contains several TX FIFOs, a TX TAG register, a 20-bit buffer, a parallel-to-serial shift register and an inferred control circuit. Each TX FIFO has 4 20-bit entries and is divided into two blocks. The operation mechanism is analogous to CSxx TX controller. The output of TX TAG register and that of the SLOTREQ register are multiplexed and selected, depending on which version is selected. If version 2.0 is selected, AC97 RX controller gets slot request from the receive frame and sends it to AC97 TX controller as the reference of the valid slot flags of the next transmit frame.

If version 1.03 is selected, AC97 TX controller gets the data in ATAGR register as valid flags of slots 3-12 of each transmit frame. The valid frame bit of a transmit frame is 0 if all of the valid flags of slots 1-12 are 0. Otherwise, it is 1. The valid flag of slot1 or 2 of a transmit frame is 1 when CAR or CDR TX FIFO is not empty.

Rev. 3.0, 03/01, page 218 of 390

DMA transfer only supports PCML (slot3) and PCMR (slot4) at the same time. Sound data must be prepared as stereo sound data. Only PCML (slot3) register is used for stereo data transfer with automatic register switching.

14.3.6 AC97 RX Controller

This module, as shown in Fig14-5, contains several RX FIFOs, a SLOTREQ register, a 20-bit buffer, a serial-to-parallel shift register and an inferred control circuit. Each RX FIFO has 4 20-bit entries and is divided into two blocks. The operation mechanism is analogous to CSxx RX controller.

DMA transfer only supports PCML (slot3) and PCMR (slot4) at the same time. Sound data will be saved as stereo sound data. Only PCML (slot3) register is used for stereo data transfer with automatic register switching.

14.3.7 Miscellaneous Function Block

This module controls many miscellaneous signals, including output pad enable, input pad enable, serial SYNC, power down signal and reset signal.

14.3.8 Data Structure of Memory in DMA Mode




Figure 14.2 Data Transfer Scheme in DMA TX Mode

14.4 Program Flow

Figure 14-7 on page 171 illustrates the program flow of CS4218 or CS4271 in PIO mode. Figure 14-8 on page 172 illustrates the program flow of AC97 in DMA mode. The flows under the other conditions including that of CS42xx in DMA mode and that of AC97 in PIO mode are analogous to these flows.




Figure 14.3 CS4218 or CS4271 TX Controller




Figure 14.4 CS4218 or CS4271 RX Controller




Figure 14.5 AC97 TX Controller

Rev. 3.0, 03/01, page 221 of 390




Figure 14.6 AC97 RX Controller




Figure 14.7 TX Flow in PIO Mode for CS4218 or CS4271




Figure 14.8 RX Flow in PIO Mode for CS4218 or CS4271




Figure 14.9 AC97 DMA Program Flow




Figure 14.10 Warm/Cold Reset Timing




Figure 14.11 Serial Data Setup, Hold and Output Delay Timing

Table 14.3 AC97 Timing

Item	Symbol	Min	Тур	Max	Unit
RESET# Active Low Pulse Width	Trst_low		1.3		μs
SYNC Active High Pulse Width	Tsync_high		1.3		μs
Setup to Falling Edge of SIBCLK	Tsetup	10			ns
Hold to Falling Edge of SIBCLK	Thold	10			ns
Output Delay to Rising Edge of SIBCLK	Tsod			15	ns

Rev. 3.0, 03/01, page 228 of 390

Section 15 AFE Interface

15.1 Overview

An AFE interface is a circuit to interface with Modem AFE (SGS-Thomson STLC7546/7550); and is capable of performing a serial data transfer function. A divider is also incorporated to transmit a master clock to Modem AFE.

15.1.1 Features

- Supports full-duplex serial-data transfer can be achieved with the presence of buffers. The buffers can be independently used for data transmit and receive.
- Data can be transmitted to and received from the CPU in each 1-word unit to 48-word unit. An AFE interface contains a 1-word data register and two 48-word data buffers, which can be selected for data READ or WRITE by users based on the applications.
- Users can perform READ or WRITE operations to only one buffer. Although two buffers are generally involved for each data transmit or receive, users can use just one buffer, which is not currently used for the external transfer.
- All the transmit/receive registers and accessible buffers are memory-mapped.
- Data transmit/receive is performed via an interrupt signal. An AFE interface generates a transmit data empty interrupt and a receive data full interrupt to request data transmit or receive.
- Data transfer is performed in the MSB-First way.
- Supports three division ratio options: 1/8, 1/7, or 1/6.




Figure 15.1 AFE Interface Block Diagram

Name	I/O	Pin Function
DOUT(RxD)	Ι	Serial Receive Data Input Pin, from AFE module
FS	I	Frame Sync Signal Input Pin
SCLK	I	Shift Clock Input Pin
DIN(TxD)	0	Serial Transmit Data Output Pin, to AFE module
RESETO# (CNT1)	0	External Chip Control Signal 1 Output Pin (RESETO#)
PWRDWNO#(CNT2)	0	External Chip Control Signal 2 Output Pin (PWRDWNO#)
RLYCNT	0	RLYCNT Control and Dial Pulse Output Pin
HC1	0	Hardware Control Signal 1 for STLC7546/7550
RING	I	Ringing Signal Input Pin
AFECK	I	Crystal Oscillator clock input Pin
AFECKE	I/O	Crystal Oscillator Output Pin
МСКО	0	Master Clock for Modem Pin

Table 15.1 Pin Function of AFE Interface Module

15.2 Register Description

An AFE interface contains registers and buffers described in the table below.

Table 15.2	Registers	of AFE Interface
-------------------	-----------	------------------

Register or Buffer	Function	Access Size	Address
CTR	AFE Interface Control Register	16 bits	H'10003200
STR	AFE Interface Status Register	16 bits	H'10003202
TXDR	Transmit Data Register	16 bits	H'10003206
RXDR	Receive Data Register	16 bits	H'10003204
TXDB0,1	Transmit Data Buffers 0,1	16 bits	H'10003100 - 5F
TSFTR	Transmit Shift Register	Can not be accessed	*
RXDB0,1	Receive Data Buffers Register 0,1	16 bits	H'10003000 - 5F
RSFTR	Receive Shift register	Can not be accessed	*

Rev. 3.0, 03/01, page 231 of 390

15.2.1 Control Register (CTR)

CTR, a 16-bit READ/WRITE register, is used to control an AFE interface. All the bits on this register are initialized to 0 at RESET. CTR is not initialized in the STANDBY mode.

Bit		15	14	13	12	11	10	9	8
Bit Name		HC	Div2	Div1	RLYCNT	CNT2	CNT1	TSW	RSW
Initial Va	al Value 0		0	0	0	0	0	0	0
R/W		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit		7	6	5	4	3	2	1	0
Bit Name	;	RDETM	TEIE	REIE	TXIE	RXIE	BUFD	TE	RE
Initial Va	lue	0	0	0	0	0	0	0	0
R/W		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	Description								Default
15	When this bit is set to 1, 1 is output from the HC1 pin when the next transmit ends, and 0 then the value of TXDR is output when the second FS is received. After that, this bit is cleared to 0.								
14, 13	Variable M setting for division ratio								0
	00: D	vivision ratio	is 1/8						
	01: Division ratio is 1/7								
	10: Division ratio is 1/6								
	11: Reserved								
12	RLYCNT pin output setting. Output from the RLYCNT pin.								0
11	External control signal 2 (CNT2) setting. Output from the PWRDWNO# pin.								0
10	External control signal 1 (CNT1) setting. Output from the RESETO# Pin.							0	
9	RLYCNT pin output switch							0	
	1: transmitted data is output from the RLYCNT pin.								
	0: the value is output, and is set via bit 12 of the RLYCNT pin.								
8	Receive data input pin switch							0	
	1: RING pin input indicates the received data.								
	0: DOUT (RxD) pin input indicates the received data.								
7	RDET Interrupt MASK							0	
	1: disable								
	0: enable								
6	Transmit Error Interrupt (TERI) enable							0	
	1: enable								
	0: disable								

Control Register (CTR) [cont'd]

Bit	Description	Default
5	Receive Error Interrupt (RERI) enable	0
	1: enable	
	0: disable	
4	Transmit Data Empty Interrupt (TDEI) enable	0
	1: enable	
	0: disable	
3	Receive Data Full Interrupt (RDFI) enable	0
	1: enable	
	0: disable	
2	Buffer Disable	0
	1: data is transferred with register (TXDB and RXDB).	
	0: data is transferred with buffers (TXDB and RXDB).	
1	Transmit Enable	0
	1: enable	
	0: disable	
0	Receive enable.	0
	1: enable	
	0: disable	

15.2.2 Status Register (STR)

STR, a 6-bit READ only register (0s can only be written to lower four bits for clearing after 1s are read), indicates the status of an AFE interface. STR is not initialized in the STANDBY mode. STR must be read in word. The valid values cannot be guaranteed after a byte read is performed.

Bit	15	14	13	12	11	10	9	8
Bit Name	TAB	RAB	reserved	reserved	reserved	reserved	reserved	reserved
Initial Value	0	0	0	0	0	0	0	0
R/W	R/(W)	R/(W)	R	R	R	R	R	R
Bit	7	6	5	4	3	2	1	0
Bit Name	reserved	reserved	reserved	reserved	TERR	RERR	TDE	RDF
Initial Value	0	0	0	0	0	0	1	0
R/W	R	R	R	R	R/(W)	R/(W)	R/(W)	R/(W)

Status Register [cont'd]

Bit	Description	Default
15	Indicates the transmit buffer is accessible	0
	1: READ/WRITE can be performed to TXDB1.	
	0: READ/WRITE can be performed to TXDB0.	
	This bit will be set when the following two conditions are met.	
	1) When only transmit data buffer 1 is empty	
	2) When the TE bit is set to 1	
	The bit will be cleared when either one of the following conditions is met.	
	1) When transmit data buffer 0 becomes empty	
	2) When the TE bit in CTR is cleared to 0	
	3) At RESET	
	This bit can be written to when the TE bit is 0.	
14	Indicates the receive-buffer is accessible	0
	1: READ/WRITE can be performed to RXDB1.	
	0: READ/WRITE can be performed to RXDB0.	
	This bit will be set when the receive data buffer 1 is full and receive data buffer 0 is not full.	
	This bit will be cleared when either one of the following conditions is met.	
	1) When receive data buffer 0 becomes full	
	2) At RESET	
	This bit can be written to when the RE bit is 0.	
13 - 4	Reserved	0
3	Indicates a transmit error	0
	1: indicates that a transmission error has occurred.	
	0: indicates that a transmission error does not occur.	
	This bit will be set when the next FS is received while both transmit data buffers are empty.	
	This bit will be cleared when either one of the following conditions is met. 1. At RESET	
	2 When STR is read and 0 is written to this hit after the hit is set to 1	

2. When STR is read and 0 is written to this bit, after the bit is set to 1

HITACHI

3. When the TE bit in CTR is cleared to 0

Status Register [cont'd]

Bit	Description	Defaul
2	Receive error indication	0
	1: indicates that a receive error has occurred.	
	0: indicates that a receive error does not occur.	
	This bit will be set when the next data receive is completed while both receive data buffers are full.	5
	This bit will be cleared when either one of the following conditions is met.	
	1. At RESET	
	2. When the RE bit in CTR is cleared to 0	
	3. When STR is read and 0 is written to this bit, after the bit is set to 1	
	Indicates that no transmitted data are in either one of the two transmit data buffers (TXDR).	0
	1: indicates that at least either one of the two transmit data buffers (TXDR) does not have the transmitted data.	
	0: indicates that both transmit data buffers contain the transmitted data.	
	This bit will be set when the following conditions are met. 1. At RESET	
	 All RESET When the data in either one of the two transmit data buffers have been completely transmitted. 	
	3. When the TE bit in CTR is cleared to 0.	
	This bit will be cleared when STR is read and 0 is written to this bit, after the bit is set to 1.	
	Note: When both of the transmit data buffers are empty (as in the cases when the TE bit is cleared to 0), a clear operation must be performed twice since the empty status of only one buffer has been canceled, as indicated by TAB bit.	
	Indicates that one or two receive data buffers (RXDR) are full of the received data.	0
	1: indicates that at least one receive data buffer is full of the received data.	
	0: indicates that two receive data buffers are not completely full.	
	This bit will be set when data are stored in RXDR, or in all the words in RXDB0 or RXDB1	
	This bit will be cleared when either one of the following conditions is met. 1) At RESET	
	 When STR is READ and 0 is written to this bit, after the bit is set to 1. 	
	Note: A clear operation must be performed twice when both of the receive data buffers are full since the full status of only one receive data buffer has been canceled as indicated by RAB.	

15.2.3 Transmit Data Register (TXDR)

TXDR, a 16-bit READ/WRITE register, is used to transmit the stored data. All the bits in this register are initialized to 0 at RESET. TXDR is not initialized in the STANDBY mode.

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

TXDR functions as a transmit data register when the BUFD bit (bit 15) in CTR is 1, and an AFE control data transmit register when the BUFD bit is 0. (see Figure 15.1 on page 175)

15.2.4 Receive Data Register (RXDR)

RXDR, a 16-bit READ only register, is used to receive the stored data. All the bits in this register are initialized to 0 at RESET. RXDR is not initialized in the STANDBY mode.

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

RXDR functions as a receive data register when the BUFD bit (bit 15) in CTR is 1, and an AFC control data receive register when the BUFD bit is 0. AFE control data are stored and transmitted to TXDR at the same time.

15.2.5 Transmit Data Buffers (TXDB0,1)

TXDB0 and TXDB1 act as transmit data storage buffers, and are able to store 48-word data. The hardware configuration determines the buffer, from which the data are transmitted. A hardware configuration determines which buffer data will be transmitted. Users can access only one buffer, which is not currently used for data transmit. TDB0 and TDB1 are not initialized in the STANDBY mode.

15.2.6 Transmit Shift Register (TSFTR)

TSFTR, a 16-bit register, is used to convert a parallel transmit data into a serial one. Note that READ/WRITE operations cannot be performed to this register. The initial value of this register is undefined at RESET or in the STANDBY mode.

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESET	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
R/W	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-

15.2.7 Receive Data Buffers (RXDB0,1)

RXDB0 and RXDB1 are receive data storage buffers, and are able to store 48-word data. The hardware configuration determines the buffer, where the data are received. Users can access only one buffer that is not used to receive data. RDB0 and RDB1 are not initialized in the STANDBY mode.

15.2.8 Receive Shift Register (RSFTR)

RSFTR, a 16-bit register, is used to convert a serial receive data into a parallel one. Note that READ/WRITE operations cannot be performed to this register. The initial value of this register is undefined at RESET or in the STANDBY mode.

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESET	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
R/W	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-

15.3 Data Transfer

15.3.1 Data Transmit

Data are transmitted by setting the TE bit in CTR to 1. The transmitted data are stored in TXDR (transmit data register), or TXSB0/TXDB1 (transmit data buffers 0 or 1), which can be selected by the BUFD bit in CTR.

Data Transmit with Buffer

When data are transmitted via TXDB0/TXDB1, buffer 0 or 1, which is used for data transmission, is selected by hardware. This will enable the CPU (SH3) to access only one buffer, which is not used for data transmission.

When the data in the buffer 0 are completely transmitted, a transmit data empty interrupt (TDEI) is generated to the CPU interface, and an interrupt request is then output as a chip interrupt from the CPU interface to the CPU (SH3). A transmit data error interrupt (TERI) is then output if FS (frame synchronous signal) are received when the data in the buffer 1 are completely transmitted and the next data to be transmitted is not written. When a buffer (TXDB0/TXDB1) is used for data transmission, a transmit data register (TXDR) is used as a transmit register to control the AFE data.

Data Transmit with Register

When data are transmitted via TXDR, data stored in TXDR are used as the transmitted data. When data transmission starts in TXDR, TDEI is output. TERI is output when the next FX is received before the transmitted data are written to TXDR.

Before 1st Data Transmit in Buffer Use Mode

In an AFE-interface module, it is defined that both transmit data buffers are empty when the TE bit is 0. Consequently, data must be written to both of the transmit data buffers, and the TDE bit in STR must be cleared before initiating the data transmit (before the TE bit is set to 1). Since the TAB bit is 0 when they are empty, the TAB bit should be first set to 1 by the first clear operation, and then cleared to 0 by the second clear operation.

The following details how the whole procedure works:

- 1) 48 words of data are written to one transmit data buffer.
- 2) STR is read and 0 is written to bit 1.
- 3) Further 48 words of data are written to the other transmit data buffer.
- 4) STR is read and 0 is written to bit 1.

If the TDE bit is cleared without writing any data to transmit data buffers (only steps 2 and 4 in the above procedure are performed), the output value cannot be guaranteed for the first 96 words of data.

15.3.2 Data Receive

Data are received by setting the RE bit in CTR to 1.Received data can be stored in RXDR (receive data register) or RXDB0/RXDB1 (receive data buffer 0 or 1), which is determined by the BUFD bit in CTR.

Data Receive with Buffer

When data are to be received via RXDB0/RXDB1, the hardware will determine it will receive and select the data in buffer 0 or buffer 1. At this moment, the CPU (SH3) can only access one buffer, which is not used to receive data.

When the received data are completely stored in one buffer, a receive data full interrupt (RDFI) is output. A receive data error interrupt (RERI) is output when a received data is pending while the received data have been fully written in the two buffers.

When a buffer is used to receive data, RXDR is used as an AFE control data receive register, in which data are stored and transmitted synchronously via the third FS (frame synchronous single) after the HC bit is set to 1.

Rev. 3.0, 03/01, page 238 of 390

Data Receive with Register

When data are received in RXDR, the received data are stored in RXDR.

When data are stored in RXDR, RDFI is output. A receive data error interrupt is output when the next data are received in the receive data full status.

When Both Receive Data Buffers Are Full

If both receive data buffers become full, the RDF bit must be cleared (clearing to 0 after reading 1) twice in the same way as described in section 15.1.3.1.3 on the last page. (However, since both receive data buffers are initially empty, it can be considered erroneous occurrences if they are simultaneously full.)

15.4 Divider

In the divider, division ratio can be selected among 1/8, 1/7, and 1/6 via the Div1 and the Div2 bits in CTR (see figure 15-2 below).




Figure 15.2 Divider Configuration

15.5 External Chip Control Signal

An AFE interface is capable of transmitting the three external chip control signals of RESETO#, PWRDWNO# and HC1. The output for each of the signals is individually controlled by the corresponding bits in CRT. For the two signals of CNT1 (RESETO#) and CNT2 (PWRDWNO#), the values set in CTR are output without delay. HC1, on the other hand, is output when the data transfer finishes (point A of figure 15-3) immediately after the HC1 bit is set to 1. After a data is successfully transferred into a control data (point B of figure 15-3), the output value of HC1 output is 0 and the bit in CTR is cleared to 0 (see figure 15-3).

Note that the HC1 bit can be used for the HC1 pin in STL7546 of SGS Thomson.




Figure 15.3 HC1 Pin and Control Data Outputs

15.6 Interrupt

An AFE interface is capable of generating five interrupts. Among these interrupts, four interrupts of TDEI, RDFI, TERI, and RERI are issued by setting the enable bits in CTR to 1. On the other hand, an interrupt of RDWT is masked by setting the RDETM bit to 1.

Interrupt Source	Issuance Condition	How to clear the interrupt
TDEI	Transmit register or buffer includes no transmit data.	Clear the TDE bit in STR
RDFI	Receive register or buffer is full of received data.	Clear the RDF bit in STR
TERI	Next data transmit starts while no transmit data is included.	Clear the TERR bit in STR
RERI	Receive register or buffer receives the next data in spite of being in the full status.	Clear the RERR bit in STR
RDET	When a low level is input to the RING pin (this is a level interrupt).	Write 1 to the RSW bit in CTR

Figures 15-4 and 15-5 shown below display the output timings of TDEI and RDFI.

For timings of TERI and RERI, TERI is output when the last word data transmission starts while RERI is output when the last word data transmission is completed. When the BUFD bit is set to 1, transmission is performed in 1 word, but output timings do not differ from those of TDEI and RDFI.





Figure 15.4 TDEI Output Timing





15.7 How to Use the Special Pin (RLYCNT, RING)

An AFE interface contains two special pins: RLYCNT and RING.

15.7.1 How to use the RLYCNT pin

The RLYCNT pin is used for relay control and dial pulse generation. Relay control is achieved by writing a value to the RLYCNT bit in CTR while the TSW bit in CTR is 0. A RLYCNT pin output is the value set in the RLYCNT bit.

Dial pulses can be generated by setting the TSW bit in CTR to 1 and writing data to buffers of data transmission. At this moment, an Modem interface must be activated and the FS must be accepted after one word of data is transmitted. The value of the last bit is maintained until the next data transmission starts.

15.7.2 How to Use the RING pin

The RING pin is used to detect a ringing signal. For this purpose, an AFE interface issues an interrupt when the RING pin goes low (the RDETM bit must remain at 0). By setting the RSW and the RDETM bits to 1, reading the value of the RING pin at a receive data buffer and calculating the cycles of 0 and 1 can be performed while the ringing signal is detected.

Note that a RING interrupt is canceled when the RDETM bit is set to 1.

Rev. 3.0, 03/01, page 242 of 390

Section 16 Keyboard Controller Interface

16.1 Overview

The keyboard controller interface provides an ISA-like interface to connect CPU and keyboard controller.

16.1.1 Features

• Power management function of keyboard controller is supported

Rev. 3.0, 03/01, page 243 of 390




Figure 16.1 H8 Keyboard Controller Interface Block Diagram

Name	I/O	Pin Function
KBCS#	0	Keyboard Controller Chip Select
XIOW#	0	Keyboard Controller Write Enable
XIOR#	0	Keyboard Controller Read Enable
KBIRQ0	Ι	Keyboard Controller interrupt 0
KBIRQ1	I	Keyboard Controller interrupt 1
KBRESUME#	Ι	Keyboard Controller Resume
KBWAKEUP#	0	Keyboard Controller wakes up the STANDBY system via signal KBWAKEUP#.

 Table 16.1
 Pin Function of Keyboard Controller Interface Module

16.2 Register Description

Register or Buffer	Function	Access Size	Address
CR	Control Register	8 bits	H'1000D800
SR	Status Register	8 bits	H'1000D802
H8C1R	H8 Control 1 Register	8 bits	H'1000D000
H8C2R	H8 Control 2 Register	8 bits	H'1000D004

16.2.1 Control Register (CR)

CR, a 16-bit read/write register, is used to control keyboard controller interface. All bits in this register are initialized to 0 at reset. CR is not initialized in STANDBY mode.

Bit	7	6	5	4	3	2	1	0
Bit Name	reserved	reserved	KCRTTS1	KCRTTS0	IRQ1TTS1	IRQ1TTS0	IRQ0TTS1	IRQ0TTS0
Initial Value	-	-	0	0	0	0	0	0
R/W	-	-	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Description	Default
7 - 6	Reserved	-
5	KCRESUME Trigger Type Select 1 (KCRTTS1):	0
	1: If edge trigger is selected, falling edge trigger is selected.	
	If level trigger is selected, low level trigger is selected.	
	0: If edge trigger is selected, rising edge trigger is selected.	
	If level trigger is selected, high level trigger is selected.	

Control Register (CR) [cont'd]

Bit	Description	Default
4	KCRESUME Trigger Type Select 0 (KCRTTS0):	0
	1: edge trigger is selected.	
	0: level trigger is selected.	
3	IRQ1 Trigger Type Select 1 (IRQ1TTS1):	0
	1: If edge trigger is selected, falling edge trigger is selected.	
	If level trigger is selected, low level trigger is selected.	
	0: If edge trigger is selected, rising edge trigger is selected.	
	If level trigger is selected, high level trigger is selected.	
2	IRQ1 Trigger Type Select 0 (IRQ1TTS0):	0
	1: edge trigger is selected	
	0: level trigger is selected	
1	IRQ0 Trigger Type Select 1(IRQ0TTS1):	0
	1: If edge trigger is selected, falling edge trigger is selected.	
	If level trigger is selected, low level trigger is selected.	
	0: If edge trigger is selected, rising edge trigger is selected.	
	If level trigger is selected, high level trigger is selected.	
0	IRQ0 Trigger Type Select 0(IRQ0TTS0):	0
	1: edge trigger is selected	
	0: level trigger is selected	

16.2.2 Status Register (SR)

SR, an 8-bit Read Only register, is used to reflect the status of keyboard controller interface. All bits in this register are initialized to 0 at reset. SR is not initialized in STANDBY mode.

Bit	7	6	5	4	3	2	1	0
Bit Name	reserved	reserved	reserved	reserved	reserved	KCR	KCIRQ1	KCIRQ0
Initial Value	-	-	-	-	-	0	0	0
R/W	-	-	-	-	-	R	R	R

Bit	Description	Default
7 - 3	Reserved	-
2	Keyboard Controller Resume (KCR): 1 indicates that the Keyboard Controller signals resume. Write 1 to clear this bit.	0
1	Keyboard Controller Interrupt Request 1 (KCIRQ1): 1 indicates that the Keyboard Controller signals IRQ1. Write 1 to clear this bit.	0
0	Keyboard Controller Interrupt Request 0 (KCIRQ0): 1 indicates that the Keyboard Controller signals IRQ0. Write 1 to clear this bit.	0

16.2.3 H8 Control 1 Register (H8C1R)

H8C1R is an 8-bit read/write register. System can write data to IDR1 of H8 via this register and read the data of ODR1 of H8 via this register.

16.2.4 H8 Control 2 Register (H8C2R)

H8C2R is an 8-bit read/write register. System can write command to IDR1 of H8 via this register and read the status of STR1 of H8 via this register.

16.3 Function Description

PB5 can be programmed to be Resume#, and PB4 can be programmed to be WakeUp#, in order to support power management function of H8 keyboard controller.

16.4 Timing Diagram




Figure 16.2 Keyboard Controller Interface Read Timing




Figure 16.3 Keyboard Controller Interface Write Timing

Item	Symbol	Min	Max	Unit	
XIOR# delay time	tIORD	42	-	ns	
KBCS#/A2 delay time	tRCSD	45	-	ns	
XIOR# pulse width	tIORPW	250	-	ns	
HD0-7 setup time	tHDS	-	-	ns	
HD0-7 hold time	tRHDH	-	-	ns	

 Table 16.2
 Keyboard Controller Interface Read Cycle AC Timing

Table 16.3 Keyboard Controller Interface Write Cycle AC Timing

Item	Symbol	Min	Мах	Unit
XIOW# delay time	tIOWD	41	-	ns
KBCS#/A2 delay time	tWCSD	43	-	ns
XIOW# pulse width	tIOWPW	126	-	ns
HD0-7 delay time	tHDD	-	-	ns
HD0-7 hold time	tWHDH	90	-	ns

Section 17 PS/2 Interface

17.1 Overview

The PS/2 interface is implemented as a Register Interface peripheral. All protocols and timing conform to IBM-PC PS/2 specifications. The interface supports two emulation channels to be connected PS/2 keyboard and PS/2 mouse individually.

17.2 Pin Configuration

Pin Number	Pin Name	I/O	Description
C22	KBCK	IO	Keyboard clock input/output
B22	KBDATA	IO	Keyboard data input/output
A22	MSCK	IO	Mouse clock input/output
D21	MSDATA	IO	Mouse data input/output

17.3 Registers Description

Table 17-1 lists the control registers used by the PS/2 interface. All control registers are 16 bits wide, are aligned to 4-byte boundaries, and control various aspects of the system. These may only be read and written as 16 bit words. Control registers are located in the 0x1000DC00-0x1000DC18 block of the physical address space.

Table 17.1 PS/2 Interface Control Registers

Name	Address	Register Size	Access Size
Keyboard Control/status register(KBCSR)	H'1000DC00	16 bits	16 bits
Keyboard interrupt status register(KBISR)	H'1000DC04	16 bits	16 bits
Mouse Control/status register(MSCSR)	H'1000DC10	16 bits	16 bits
Mouse interrupt status register(MSISR)	H'1000DC14	16 bits	16 bits

Rev. 3.0, 03/01, page 249 of 390

17.3.1 Keyboard Control/Status Register (KBCSR)

This keyboard control register contains receive data shift register and keyboard interface control/status bits.

Bit		15	14	13	12	11	10	9	8		
Bit Nam	ne	KBCIE	KBCOE	KBDOE	KBCD	KBDD	KBCS	KBDS	KBDP		
Initial V	alue	0	0	0	0	0	0	0	-		
R/W		R/W	R/W	R/W	R/W	R/W	R	R	R		
Bit		7	6	5	4	3	2	1	0		
Bit Nam	ne	KBD7	KBD6	KBD5	KBD4	KBD3	KBD2	KBD1	KBD0		
Initial V	alue	-	-	-	-	-	-	-	-		
R/W		R	R	R	R	R	R	R	R		
Bit	Des	cription							Default		
15	KBC	K Input En	able Bit (KE	BCIE)					0		
	This bit is used to be KBCK pin input enable control signal.										
	1: K	1: KBCK pin input enable.									
			out is disable This bit is als								
14	KBC	K Output E	Enable Bit (H	(BCOE)					0		
	This	bit is used	to be KBCK	pin output e	nable conti	ol signal.					
	1: KI	1: KBCK pin output enable.									
	0: KI	BCK pin out	tput is disable	ed (signal w	ill go to Hi-	Z).					
13	KBD	KBDATA Output Enable Bit (KBDOE)									
	This bit is used to be KBDATA pin output enable control signal.										
	1: KBDATA pin output enable.										
	0: KI	BDATA pin	output is disa	abled (signa	l will go to	Hi-Z).					
12	KBC	K Driven E	Bit (KBCD)						0		
	1: KI	BCK signal	is driven to h	nigh level.							
	0: Kl	BCK signal	is driven to lo	ow level.							
11		OATA Drive	n Bit (KBDD))					0		
11	KBD		n Bit (KBDD nal is driven t						0		

Address: H'1000DC00

Keyboard Control/Status Register (KBCSR) [cont'd]

Bit	Description	Default
10	KBCK Pin Status (KBCS)	0
	1: KBCK pin is high level.	
	0: KBCK pin is low level.	
9	KBDATA Pin Status (KBDS)	0
	1: KBDATA pin is high level.	
	0: KBDATA pin is low level.	
8	Parity Bit (KBDP)	-
	This bit indicates the parity bit of the received data. This bit is read-only; writing this bit is not effective.	
7 - 0	Received Data (KBD7-KBD0)	-
	Receiving data is stored. This bit is read-only; writing this bit is not effective.	

Keyboard Interrupt Status Register (KBISR) 17.3.2

This keyboard control register indicates that receive data shift-register is full or not. When this register is set, an interrupt will occur. If the software writes 1 to this register, it can clear the interrupt request.

Bit	15	14	13	12	11	10	9	8
Bit Name	-	-	-	-	-	-	-	-
Initial Value	0	0	0	0	0	0	0	0
R/W	R	R	R	R	R	R	R	R
Bit	7	6	5	4	3	2	1	0
Bit Name	-	-	-	-	-	-	-	KBRDF
	0	0	0	0	0	0	0	0
Initial Value	-	-						

Address: H'1000DC04

Bit	Description	
15 1	Pererved	

Default

15 - 1	Reserved	-
0	Received Data Full (KBRDF)	0
	When the keyboard receive data register is full (one data is received), this bit will be set "1" and an interrupt request will occur. At the same time, KBCK signal is driven to low automatically. Otherwise, the software can clear the interrupt request by writing "1" to the	

17.3.3 Mouse Control/Status Register (MSCSR)

This mouse control register contains receive data shift register and mouse interface control/status bits.

Bit		15	14	13	12	11	10	9	8					
Bit Nan	ne	MSCIE	MSCOE	MSDOE	MSCD	MSDD	MSCS	MSDS	MSDP					
Initial V	ial Value 0 0 0 0 0 0 0						0	-						
R/W		R/W	R/W	R/W	R/W	R/W	R	R	R					
Bit		7	6	5	4	3	2	1	0					
Bit Nan	ne	MSD7	MSD6	MSD5	MSD4	MSD3	MSD2	MSD1	MSD0					
Initial V	/alue	-	-	-	-	-	-	-	-					
R/W		R	R	R	R	R	R	R	R					
Bit	Dese	cription							Default					
15	MSC	K Input Er	hable Bit (MS	SCIE)					0					
	This bit is used to be MSCK pin input enable control signal.													
	1: M	SCK pin inp	out enable.			1: MSCK pin input enable.								
			out is disable This bit is als						э.					
14	cl	eared to 0.		so cleared to					e. 0					
14	cl MSC	eared to 0. K Output I	This bit is als	so cleared to	o 0 when 1-	byte of data								
14	cl MSC This	eared to 0. K Output I bit is used	This bit is als Enable Bit (N	so cleared to	o 0 when 1-	byte of data								
14	cl MSC This 1: M	eared to 0. K Output I bit is used SCK pin ou	This bit is als Enable Bit (I to be MSCK	so cleared to MSCOE) pin output e	o 0 when 1-	byte of data								
14	cl MSC This 1: M 0: M	eared to 0. K Output I bit is used SCK pin ou SCK pin ou	This bit is als Enable Bit (I to be MSCK tput enable.	so cleared to MSCOE) pin output e ed (signal w	o 0 when 1- mable contr vill go to Hi-	byte of data								
	cl MSC This 1: M: 0: M: MSC	eared to 0. K Output I bit is used SCK pin ou SCK pin ou DATA Outp	This bit is als Enable Bit (I to be MSCK tput enable. tput is disabl	so cleared to MSCOE) pin output e ed (signal w it (MSDOE)	o 0 when 1- mable contr /ill go to Hi-	byte of data ol signal. Z).	is réceived		0					
	Cl MSC This 1: Mi 0: Mi 0: Mi MSC This	eared to 0. K Output I bit is used SCK pin ou SCK pin ou DATA Outp bit is used	This bit is als Enable Bit (I to be MSCK tput enable. tput is disabl ut Enable Bi	so cleared to MSCOE) pin output e ed (signal w it (MSDOE) TA pin outpu	o 0 when 1- mable contr /ill go to Hi-	byte of data ol signal. Z).	is réceived		0					
	cl MSC This 1: M 0: M 0: M MSC This 1: M	eared to 0. K Output I bit is used SCK pin ou SCK pin ou DATA Outp bit is used SDATA pin	This bit is als Enable Bit (I to be MSCK tput enable. tput is disabl ut Enable Bit to be MSDA ⁻	so cleared to MSCOE) pin output e ed (signal w it (MSDOE) TA pin outpute.	o 0 when 1- mable contr vill go to Hi- ut enable co	byte of data rol signal. Z). ontrol signal	is réceived		0					
	Cl MSC This 1: M 0: M MSC This 1: M 0: M	eared to 0. K Output I bit is used SCK pin ou SCK pin ou VATA Outp bit is used SDATA pin SDATA pin	This bit is als Enable Bit (I to be MSCK tput enable. tput is disabl ut Enable Bi to be MSDA ⁻ output enable	so cleared to MSCOE) pin output e ed (signal w it (MSDOE) TA pin outpute.	o 0 when 1- mable contr vill go to Hi- ut enable co	byte of data rol signal. Z). ontrol signal	is réceived		0					
13	Cl MSC This 1: M 0: M MSC This 1: M 0: M MSC	eared to 0. K Output I bit is used SCK pin ou SCK pin ou ATA Outp bit is used SDATA pin SDATA pin K Driven E	This bit is als Enable Bit (I to be MSCK tput enable. tput is disable ut Enable Bit to be MSDA ⁻ output enable output is dis	so cleared to MSCOE) pin output e ed (signal w it (MSDOE) TA pin outpu le. abled (signa	o 0 when 1- mable contr vill go to Hi- ut enable co	byte of data rol signal. Z). ontrol signal	is réceived		0					
13	Cl MSC This 1: M 0: M MSC This 1: M 0: M 0: M 0: M 0: M	eared to 0. K Output I bit is used SCK pin ou SCK pin ou PATA Outp bit is used SDATA pin SDATA pin SDATA pin SCK signal	This bit is als Enable Bit (I to be MSCK tput enable. tput is disable ut Enable Bit to be MSDA ⁻ output enable output is dis Bit (MSCD)	so cleared to MSCOE) pin output e ed (signal w it (MSDOE) TA pin outpu le. abled (signa nigh level.	o 0 when 1- mable contr vill go to Hi- ut enable co	byte of data rol signal. Z). ontrol signal	is réceived		0					
13	Cl MSC This 1: M: 0: M: MSC This 1: M: 0: M: MSC 1: M: 0: M:	eared to 0. K Output I bit is used SCK pin ou SCK pin ou VATA Outp bit is used SDATA pin SDATA pin SCK signal SCK signal	This bit is als Enable Bit (I to be MSCK tput enable. tput is disable ut Enable Bit to be MSDA ⁻ output enable output is dis Bit (MSCD) is driven to h	so cleared to MSCOE) pin output e ed (signal w it (MSDOE) TA pin output le. abled (signation nigh level. ow level.	o 0 when 1- mable contr vill go to Hi- ut enable co	byte of data rol signal. Z). ontrol signal	is réceived		0					
13 12	Cl MSC This 1: M 0: M MSC This 1: M 0: M MSC 1: M 0: M	eared to 0. K Output I bit is used SCK pin ou SCK pin ou DATA Outp bit is used SDATA pin SDATA pin K Driven E SCK signal SCK signal DATA Drive	This bit is als Enable Bit (I to be MSCK tput enable. tput is disable ut Enable Bit to be MSDA ^T output enable output is dis Bit (MSCD) is driven to h	so cleared to MSCOE) pin output e ed (signal w it (MSDOE) TA pin output le. abled (signat high level. ow level. D)	o 0 when 1- mable contr vill go to Hi- ut enable co al will go to	byte of data rol signal. Z). ontrol signal	is réceived		0					

Address: H'1000DC10

Mouse Control/Status Register (MSCSR) [cont'd]

Bit	Description	Default
10	MSCK Pin Status (MSCS)	0
	1: MSCK pin is high level.	
	0: MSCK pin is low level.	
9	MSDATA Pin Status (MSDS)	0
	1: MSDATA pin is high level.	
	0: MSDATA pin is low level.	
8	Parity Bit (MSDP)	-
	This bit indicates the parity bit of the received data. This bit is read-only; writing this bit is not effective.	
7 - 0	Received Data (MSD7-MSD0)	-
	Receiving data is stored. This bit is read-only; writing this bit is not effective.	

17.3.4 Mouse Interrupt Status Register (MSISR)

This mouse control register indicates that receive data shift-register is full or not. When this register is set, an interrupt will occur. If the software writes 1 to this register, it can clear the interrupt request.

Bit	15	14	13	12	11	10	9	8
Bit Name	-	-	-	-	-	-	-	-
Initial Value	0	0	0	0	0	0	0	0
R/W	R	R	R	R	R	R	R	R
Bit	7	6	5	4	3	2	1	0
Bit Name	-	-	-	-	-	-	-	MSRDF
Initial Value	0	0	0	0	0	0	0	0
R/W	R	R	R	R	R	R	R	R/W

Address: H'1000DC14

Bit	Description

Default

15 - 1	Reserved	-
0	Received Data Full (MSRDF)	0

When the mouse receive data register is full (one data is received), this bit will be set to "1" and an interrupt request will occur. At the same time, MSCK signal is driven to low automatically. Otherwise, the software can clear the interrupt request by writing "1" to this bit.

17.4 Block Diagram

Figure 17-1 shows a block diagram of the PS/2 keyboard or mouse interface. When one byte of data is received from the external keyboard or mouse, the interface generates an interrupt to the CPU.




Figure 17.1 PS/2 Keyboard/Mouse Interface Block Diagram

17.5 Operation

The PS/2 interface module supports some registers and hardware circuit to implement standard PS/2 interface. At the following sections, they describe the serial data format, software operational sequence and communication protocol. These descriptions take the keyboard operation as principal thing.

17.5.1 Serial Data Format

The keyboard's serial data format is shown in Figure 17-2. Serial data is asynchronous and consists of 1 start bit, 8 data bits, 1 parity bit, and 1 stop bit. The data-stream order is LSB first. The parity bit is added after the data stream, so that eight data bits and the parity bit always have an odd number of 1s.

 1										
Start bit	D0	D1	D2	D3	D4	D5	D6	D7	Parity bit	Stop bit

Figure 17.2 Keyboard Serial Data Format

17.5.2 Software Operational Sequence

Receiving Data from the Keyboard

1. Set the KBCIE bit of KBCSR to 1, and clear the KBCOE/KBDOE bit to 0. This enables the system to receive data from the keyboard (when KBCK input is enabled, the signal output buffer is disabled.)

Example: Set H'8000 to KBCSR.

- 2. When data is received, an interrupt is set and the scan code of the key is placed in the lower nine bits of KBCSR, including the parity bit. Check the received data full flag (KBRDF, bit 0 of KBISR); it indicates the cause of an interrupt (the flag checks the bit count).
- 3. Check the parity bit before data processing. The parity bit is indicated by bit 8 of KBCSR. The parity bit indicates an odd parity. If parity is abnormal, software must send the re-send command (H'FE) to the keyboard.
- 4. After data reception, hardware stops incoming data by driving KBCK signal to low. The KBCIE bit is cleared to 0 automatically.
- 5. To enter the data reception waiting state, the KBCIE bit must be set again. To clear the cause of the interrupt, software must clear the KBRDF bit.

Transferring Data to the Keyboard:

- 1. Clear the KBCIE bit to 0, set the KBCOE bit to 1, and clear the KBCD bit to 0. This drives KBCK signal to low level. The keyboard will be inhibited by detecting a low level of KBCK pin. KBCOE works as an enable bit for the output buffer.
- 2. Set the KBDOE bit to 1. To place the start bit at the KBDATA signal, the KBDD bit must be cleared to 0.
- 3. After 30 μs, clear the KBCOE bit to 0. This causes the KBCK signal to be pulled up. The keyboard will know that the system has data to send by detecting the KBCK is high and KBDATA is low. The keyboard will sample data while the KBCK signal is high-level.
- 4. Next, the KBCK signal is driven by the keyboard. During data transfer, software must do the polling of the KBCS bit, which indicates the KBCK signal level. Each time the falling edge of the KBCK signal is detected, the system can send the next bit (set data to KBDD bit).
- 5. After transferring the stop bit, the keyboard will drive KBDATA signal to low, and the KBCK signal will be counted once. By detecting this status, the system knows that the keyboard has received the data.
- 6. After data transfer, software must set the KBCIE and KBDOE bits to re-enter the data reception waiting state or data transfer state.

17.5.3 Communication Protocol

Receiving Data from the Keyboard

Figure 17-3 and Table 17-2 show the timing of receiving data from the keyboard. The receiving sequence is as follows:

- 1. The keyboard must check the CLK signal. If CLK is inactive (low level), the keyboard can not output data.
- 2. The keyboard must check the DATA signal. If DATA is inactive (low level), the system has data to send. The keyboard receives the data from the system.
- 3. The keyboard must check the CLK signal during the transmission at intervals within 60-sec. If the keyboard detect the system holding the CLK signal inactive (low), the keyboard stops transmission. The system can stop transmission of the keyboard by holding CLK low before the falling edge of the 10th CLK.
- 4. The keyboard must check the CLK signal within 5sec after the 10th CLK.
- 5. The system can inhibit keyboard transmission by setting CLK inactive.
- 6. If the system has data to transmit, it sets DATA inactive.
- 7. The system sets the CLK active to allow the next transmission.

Rev. 3.0, 03/01, page 256 of 390




Figure 17.3 Data Receive Timing

Table 17.2 Data Receive Timing Parameters

Timing Parameter	Explanation	Min (us)	Max (us)
t,	Time from DATA transition to falling edge of CLK	5	25
t ₂	Time from rising edge of CLK to DATA transition	5	t4-5
t ₃	Duration CLK inactive	30	50
t ₄	Duration of CLK active	30	50
t ₅	Time to keyboard inhibit after clock 11 to ensure the keyboard does not start another transmission	>0	50

Sending Data from the System

Figure 17-4 and Table 17-3 show the timing for sending data from the system. The sequence is as follows:

- 1. If the keyboard transmission is in process and beyond the 10th CLK, the system must wait until transmission ends.
- 2. If the CLK signal is inactive, output from the keyboard is inhibited.
- 3. The keyboard checks DATA. If data is inactive, the keyboard set CLK inactive. The system places the first bit on DATA.
- 4. Each time the keyboard sets CLK inactive, the system places the next bit on DATA.
- 5. While the CLK is active, the keyboard samples the data on DATA. DATA is stable within 1 μ s after the rising edge of CLK.
- 6. The keyboard checks the DATA signal after the 10th CLK. If DATA is inactive, the keyboard sets DATA inactive for one clock.
- 7. If DATA is inactive after the 10th CLK, the keyboard waits until DATA becomes active and sends a re-send command to the system.




Figure 17.4 Data Send Timing

Table 17.3 Data Send Timing Parameters

Timing Parameter	Explanation	Min (us)	Max (us)
t ₇	Duration of CLK inactive	30	50
t ₈	Duration of CLK active	30	50
t _g	Time from inactive to active CLK transmission, used to time when the keyboard samples DATA	5	25

17.6 CAUTION

System cannot recognize mouse without confirmation using data-packet between system and mouse.

[Example]

- 1. System resets PS/2 mouse sending 0xff.
- 2. System wait to receive ACK.
- 3. Wait

::

- 4. System send command
- 5. System wait to receive ACK.

Rev. 3.0, 03/01, page 258 of 390

Section 18 USB Host Controller

18.1 Introduction

18.1.1 Device Description / Purpose

This USB Host Controller is a PCI-based implementation of the Universal Serial Bus (USB) 1.0 specification utilizing the OpenHCI standard developed by Compaq, Microsoft, and National Semiconductor. It contains an integrated Root Hub with two USB ports, PCI interface, and USB Host Controller. Keyboard and Mouse legacy support are also included for DOS compatibility with USB devices. This USB Host Controller supports limited number of endpoints (not full support) with limited buffer size (4 kbyte).


18.1.2 Reference Information

- "USB Specification", Version 1.0
- "OpenHCI Specification", Version 1.0
- "PCI Specification", Version 2.1

18.2 Function Description

18.2.1 System Architecture

The following diagram shows the whole system architecture, which relates the Host CPU(Hitachi SH4 CPU) and HD64465 USB Host Controller by built-in Host/PCI bridge and SRAM Controller. It means that the internal SRAM memory space is the communication channel between Host CPU and USB Host Controller. The Host CPU may write the ED and TD data into SRAM memory then the USB Host read the data structure from SRAM memory and write back the operation result. Again, Host CPU read the result data from SRAM memory. Hence, the communication channel is setup through this methodology.



18.2.2 USB Host Controller

USB States

The Host Controller has four USB states visible to the Host Controller Driver via the Operational Registers: USBOPERATIONAL, USBRESET, USBSUSPEND, and USBRESUME. These states define the Host Controller responsibilities relating to USB signaling and bus states.

The USB states are reflected in the **HostControllerFunctionalState** field of the *HcControl* register. The Host Controller Driver is permitted to perform only the USB state transitions shown in Figure 18-1. The Host Controller may only perform a single state transition. During a remote wakeup event, the Host Controller may transition from USBSUSPEND to USBRESUME.




Figure 18.1 USB States

USB OPERATIONAL

When in the USBOPERATIONAL state, the Host Controller may process lists and will generate SOF Tokens. The USBOPERATIONAL state may be entered from the USBRESUME or USBRESET states. It may be exited to the USBRESET or USBSUSPEND states.

When transitioning from USBRESET or USBRESUME to USBOPERATIONAL, the Host Controller is responsible for terminating the USB reset or resume signaling as defined in the USB Specification prior to sending a token.

A transition to the USBOPERATIONAL state affects the frame management registers of the Host Controller. Simultaneously with the Host Controller state transition to USBOPERATIONAL, the **FrameRemaining** field of *HcFmRemaining* is loaded with the value of the **FrameInterval** field in *HcFmInterval*. There is no SOF Token sent at this initial load of the **FrameRemaining** field. The first SOF Token sent after entering the USBOPERATIONAL state is sent following next frame boundary when **FrameRemaining** transitions from 0 to **FrameInterval**. The **FrameNumber** field of *HcFmNumber* is incremented on a state transition to USBOPERATIONAL.

USB RESET

When in the USBRESET state, the Host Controller forces reset signaling on the bus. The Host Controller list processing and SOF Token generation are disabled while in USBRESET. In addition, the **FrameNumber** field of *HcFmNumber* does not increment while the Host Controller is in the USBRESET state. The USBRESET state can be entered from any state at any time. The Host Controller defaults to the USBRESET state following a hardware reset. The Host Controller Driver is responsible for satisfying USB Reset signaling timing defined by the USB Specification.

USB SUSPEND

The USBSUSPEND state defines the USB Suspend state. The Host Controller list processing and SOF Token generation are disabled. However, the Host Controller remote wakeup logic must monitor USB wakeup activity. The **FrameNumber** field of *HcFmNumber* does not increment while the Host Controller is in the USBSUSPEND state.

USBSUSPEND is entered following a software reset or from the USBOPERATIONAL state on command from the Host Controller Driver. While in USBSUSPEND, the Host Controller may force a transition to the USBRESUME state due to a remote wakeup condition. This transition may conflict with the Host Controller Driver initiating a transition to the USBRESET state. If this situation occurs, the HCD-initiated transition to USBRESET has priority. The Host Controller Driver must wait 5 ms after transitioning to USBSUSPEND before transitioning to the USBRESUME state. Likewise, the Root Hub must wait 5 ms after the Host Controller enters USBSUSPEND before generating a local wakeup event and forcing a transition to USBRESUME. Following a software reset, the Host Controller Driver may cause a transition to USBOPERATIONAL if the transition occurs no more than 1 ms from the transition into USBSUSPEND. If the 1-ms period is violated, it is possible that devices on the bus will go into Suspend.

Rev. 3.0, 03/01, page 262 of 390

USB RESUME

When in the USBRESUME state, the Host Controller forces resume signaling on the bus. While in USBRESUME, the Root Hub is responsible for propagating the USB Resume signal to downstream ports as specified in the USB Specification. The Host Controller's list processing and SOF Token generation are disabled while in USBRESUME. In addition, the **FrameNumber** field of *HcFmNumber* does not increment while the Host Controller is in the USBRESUME state.

USBRESUME is only entered from USBSUSPEND. The transition to USBRESUME can be initiated by the Host Controller Driver or by a USB remote wakeup signaled by the Root Hub. The Host Controller is responsible for resolving state transition conflicts between the hardware wakeup and Host Controller Driver initiated state transitions. Legal state transitions from USBRESUME are to USBRESET and to USBOPERATIONAL.

The Host Controller Driver is responsible for USB Resume signal timing as defined by the USB Specification.

List Processing

The List Processor consists of four main blocks. The four blocks are the List Control block, the ED block, the TD block, and the Request block. The first three blocks operate in a lock step fashion with the List Control block triggering the ED block, which in turn triggers the TD block. These blocks are responsible for issuing their own bus master requests to the Request block which interfaces to the Host Controller Bus Master.

Rev. 3.0, 03/01, page 263 of 390

List Control Block

1) Priority

The list priorities are modified as endpoints are serviced and at periodic intervals. In each frame, an interval of time is reserved for processing of items in the Control and Bulk lists. This interval is at the beginning of each frame. The Host Controller Driver limits this time by writing *HcPeriodicStart* with a bit time after which periodic transfers (Interrupt and Isochronous) have priority for use of the bus. During periodic list processing, the Interrupt list specific to the current frame is serviced before the Isochronous list. When processing of the periodic lists ends, processing of the Control and Bulk lists resumes. Figure 18-2 shows the priority among periodic lists and non-periodic lists within a single frame.




Figure 18.2 List Priority within a USB Frame

a) List Priority

The lists built up by the Host Controller Driver are classified as either periodic or nonperiodic. The Interrupt list and the Isochronous list are periodic because the endpoints on those lists require service at specific times in a deterministic manner. The Control list and the Bulk list are non-periodic because endpoints on those lists can tolerate latency and expect service only on a time-available basis.

The Host Controller breaks the USB frame up into three distinct sections with regard to list service as shown in Figure 18-2. Section 1 is devoted to the non-periodic lists. This is followed by Section 2, which is a section reserved for the periodic lists in which both the Interrupt list and the Isochronous list are serviced to completion. Section 3 of the frame is again devoted to the non-periodic lists.

Periodic Lists

The list priority between the periodic lists is fixed with the Interrupt list having priority over the Isochronous list. When servicing the periodic lists, the Host Controller is actually servicing a single list, called the Periodic list, which contains both Interrupt Endpoint Descriptors and Isochronous Endpoint Descriptors. The Host Controller Driver ensures that all Interrupt Endpoint Descriptors are placed on the list in front of any Isochronous Endpoint Descriptors.

Non-periodic Lists

The priority algorithm between the non-periodic lists is more complicated than that of the periodic lists. Control endpoints are given equal or more access to the bus in comparison with Bulk Endpoints. More specifically, N Control Endpoints are given access to the bus for every 1 Bulk Endpoint. This ratio of N:1 is termed the Control Bulk Service Ratio. The Host Controller Driver has control over the Control Bulk Service Ratio via the **ControlBulkServiceRatio** field of the *HcControl* Register. The range of possible Control Bulk Service Ratios is from 1:1 to 4:1. An example of a 4:1 Control/Bulk Service Ratio is shown in Figure 18-3.




Figure 18.3 Example of Control/Bulk Service Ratio of 4:1

The Host Controller enforces the Control Bulk Service Ratio regardless of the number of Control and Bulk Endpoint Descriptors present on their respective lists. If there is only 1 CTRL ED (Control Endpoint Descriptor) on the Control list and the Control Bulk Ratio is 4:1, that CTRL ED is serviced 4 times before a BULK ED (Bulk Endpoint Descriptor) is serviced. If there are no Endpoint Descriptors on the Control list or the Bulk list when the Host Controller attempts to service that list, the Host Controller will "skip" that list and immediately begin servicing the other non-periodic list and complete the required number of EDs. The Host Controller will continue to check the empty list when ever the Control Bulk Service Ratio dictates, servicing any new Endpoint Descriptors according to the Control Bulk Service Ratio.

b) Interface to ED Block

The List Control block initiates all list processing. There is a series of requests and acknowledge signals passed from the List Control Block to the ED Block to the TD Block to enable correct timing for processing and data requests between the three blocks. After determining a list is "active" the List Control Block signals the ED Block that an ED needs to be fetched by providing a "list Active" signal for 1 of 3 lists, the Control list, the Bulk list, or the Periodic list. The ED Block will begin fetching Endpoint Descriptors for the "active" list.

The ED Block assists the List Control block by providing three flags. The first flag is a "Isochronous ED" flag for management of the Periodic list. The second flag is an "ED Service Complete" flag, which is used as a handshake so the List Control Block knows when to switch between the non-periodic lists. The third flag is a "list Empty" flag.

ED Block

The ED Block is responsible for processing Endpoint Descriptors. This includes reading EDs from memory, servicing an active TD if necessary, and writing back information if necessary.

1) List Service Flow

This section describes the actions required of the Host Controller during list processing. These actions are taken after the Host Controller has determined which particular list is to be serviced. The general list service flow is depicted in Figure 18-4.

— List Enabled Check

The first action the Host Controller takes when processing a list is to check that the list is enabled. Periodically, lists are disabled by the Host Controller Driver for the purpose of altering an Endpoint Descriptor (or other reasons). If the list is enabled, the Host Controller may service the list. If the list is disabled, the Host Controller skips that list and moves on to the next list. Lists are enabled/disabled with the list enable bits of the *HcControl* register. When a list is disabled during a frame, the Host Controller must not process the list beyond the next frame boundary. When a list is enabled, it is not available for processing until the next frame. In addition, when a list is enabled after being previously disabled, the only piece of information the Host Controller may assume is valid is the list **HeadED** pointer and, if a non-periodic list, the list **CurrentED** pointer.

The **IsochronousListEnable** bit is used to disable processing of the Isochronous list which is always at the tail of the periodic list. If the Host Controller finds an Isochronous Endpoint Descriptor while servicing the Periodic list and the **IsochronousListEnable** bit is '0', the Host Controller stops processing the list.

Rev. 3.0, 03/01, page 267 of 390




Figure 18.4 List Service Flow

- Locating Endpoint Descriptors

After determining a list is enabled, the Host Controller locates the first Endpoint Descriptor requiring service. The first time the Host Controller services a list after entering the USBOPERATIONAL state, it uses the lists Head Pointer to locate the first Endpoint Descriptor on the list. If the Head Pointer is '0', there are no Endpoint Descriptors on the list and the Host Controller proceeds to the next list.

The Host Controller always uses the Head Pointer to find the first Endpoint Descriptor when servicing the Interrupt (periodic) list. All of the Interrupt Head Pointers are located in the *HccaInterruptTable*. The Host Controller makes a determination of which Head Pointer to use by using the low order 5 bits of the **FrameNumber** field of *HcFmNumber* as a Dword index into the table. An index value of '00000' binary corresponds to the Head Pointer (Dword) at offset '0x00.' An index value of '11111' binary corresponds to the Head Pointer (Dword) at offset '0x7C.'

In the case of the non-periodic lists, the operation is slightly different. Since the nonperiodic lists are serviced on a time-available basis, the Host Controller may not be able to service an entire list within a single frame. In order to satisfy the requirement of servicing Endpoint Descriptors in a round-robin priority, the Host Controller maintains "CurrentED" pointers for each list (the *HcBulkCurrentED* register and the *HcControlCurrentED* register). These pointers always point to the next Endpoint Descriptor requiring service on their respective list. When servicing the non-periodic lists, the Host Controller checks the *HcBulkCurrentED* or *HcControlCurrentED* register to see if there is a non-zero value. If the value of the "CurrentED" register contains a non-zero pointer to an Endpoint Descriptor, the Host Controller attempts to process that Endpoint Descriptor. If the "CurrentED" register contains a value of '0,' the Host Controller has reached the end of the list. At this point, the Host Controller checks the **BulkListFilled** bit or **ControlListFilled** bit of the *HcCommandStatus* register. If the respective filled" bit is set to '1,' there is at least one Endpoint Descriptor on the list which needs service. In this case, the Host Controller will copy the value of *HcControlHeadED* or *HcBulkHeadED* into *HcControlCurrentED* or *HcBulkCurrentED* respectively, clear the "filled" bit to '0,' and attempt to process the Endpoint Descriptor now present in the "CurrentED" register. If the "filled" bit is a '0' when checked, there are no Endpoint Descriptors on the list needing service and the Host Controller moves on to the next list.

After servicing an Endpoint Descriptor, the Host Controller proceeds differently, depending on the list type.

- If the current list is the periodic list, the Host Controller checks the NextEndpointDescriptor pointer of the just completed Endpoint Descriptor. If nonzero, the Host Controller continues processing with the next Endpoint Descriptor. If zero, the Host Controller moves on to the non-periodic lists.
- 2. If the current list is the Bulk list, after servicing a single Endpoint Descriptor the Host Controller moves on to the Control list.

- 3. If the current list is the Control List, the Host Controller next action is dependent on whether or not the number of Control Endpoint Descriptors dictated by the Control/Bulk Service Ratio have been serviced. If the Control/Bulk Service Ratio has been satisfied, the Host Controller moves on to the Bulk list; otherwise, service of another Control Endpoint Descriptor is attempted.
- Endpoint Description Priority

Within a list, Endpoint Descriptors are serviced with a round robin priority scheme. The Host Controller must initially begin service at the head of the list and service each Endpoint Descriptor on the list sequentially. For non-periodic lists, when the Host Controller reaches the end of the list, it reads the list? Head Pointer and starts again with the first Endpoint Descriptor on the list. Servicing an Endpoint Descriptor is defined as making a single transaction attempt from the first Transfer Descriptor in the queue. Once a transaction attempt is made, whether successful or not, and the appropriate actions are taken to complete that transaction, the Host Controller will service the next Endpoint Descriptor rather than make a second transaction attempt on the current Endpoint Descriptor. The only exception to this is for an Isochronous TD that is late. The late Isochronous TD will be retired and the next Isochronous TD connected to the Endpoint Descriptor will be processed immediately.

2) Endpoint Description Processing

During the processing of a list, the Host Controller is required to interpret and service the Endpoint Descriptors present on that list. The flow for service of an Endpoint Descriptor is shown in Figure 18-5.




Figure 18.5 Endpoint Descriptor Service Flow

When the Host Controller reads an Endpoint Descriptor, it first determines if the descriptor should be skipped. If either the **sKip** bit or the **Halt** bit in the Endpoint Descriptor is a '1,' the Endpoint Descriptor is skipped and the Host Controller proceeds normally with the next Endpoint Descriptor or the next list. If the Endpoint Descriptor is not skipped, the Host Controller performs a check to determine if there is a Transfer Descriptor on the queue. If not, the Host Controller proceeds to the next Endpoint Descriptor or the next list.

To determine if there is a Transfer Descriptor on the queue that can be processed, the Host Controller compares the Endpoint Descriptor? **TailPointer** and **NextTransferDescriptor** fields. If the fields are different, there is a Transfer Descriptor available for processing. If they are equal, there is not a valid Transfer Descriptor on the list. If a valid Transfer Descriptor is present on the queue, the Host Controller attempts to service that Transfer Descriptor. Service of the Transfer Descriptor involves making only a single transaction attempt.

Rev. 3.0, 03/01, page 271 of 390

- Transfer Description Priority

The priority of Transfer Descriptors on a queue is first-come-first-serve. The Transfer Descriptors the Host Controller services are always part of a queue attached to an Endpoint Descriptor. The Host Controller services the first Transfer Descriptor on the queue which is pointed to by the **NextTransferDescriptor** field of the Endpoint Descriptor. When that Transfer Descriptor is retired, it is removed from the queue and the Transfer Descriptor linked with the **NextTransferDescriptor** field of that Transfer Descriptor is moved to the front of the queue.

3) Interface to the TD Block

The ED Block is responsible for providing the TD block with a "o" signal. When the ED Block determines there is a Transfer Descriptor needing service it signals the TD Block to fetch that TD and begin processing. The ED Block provides the address of the Transfer Descriptor and all other required information from the Endpoint Descriptor to the TD Block along with the "o" flag. When processing of the Transfer Descriptor is complete the TD Block responds with a "ED complete" flag.

- 4) Operational Registers
 - HcHCCA

This register is a pointer to the base address of the OpenHCI defined HCCA and is defined by software. When the Host Controller indexes into the Interrupt Table to fetch the Periodic List head pointer, the index offset is added to this value to determine the physical address of the list head pointer.

— HcBulkHeadED

This register is a pointer to the head ED of the Bulk list and is maintained by software.

- HcControlHeadED

This register is a pointer to the head ED of the Control list and is maintained by software.

- HcPeriodCurrentED

When the Host Controller processes the Periodic List, the address of the ED being serviced is stored here. The Host Controller maintains this register without interference from software.

— HcBulkCurrentED

When the Host Controller processes the Bulk List, the address of the ED being serviced is stored here. When the Host Controller moves to the next ED, the **NextED** field of the previous ED is copied into this register. This allows the Host Controller to keep its place when processing of the Bulk List is interrupted.

- HcControlCurrentED

When the Host Controller processes the Control List, the address of the ED being serviced is stored here. When the Host Controller moves to the next ED, the **NextED** field of the previous ED is copied into this register. This allows the Host Controller to keep its place when processing of the Control List is interrupted.

Rev. 3.0, 03/01, page 272 of 390

5) Description Registers

The ED Block maintains 4 32-bit registers to hold requested Endpoint Descriptors. These registers are used as temporary storage for Endpoint Descriptors being serviced and are not addressable by software. Figure 18-6 shows the fields present in each of the 4 Endpoint Descriptor registers.

	3	2	1	1	1	1	1	1	1		0	0	0	0	0	0	0	0
	1	6	6	5	4	3	2	1	0		7	6	5	4	3	2	1	0
Dword 0	—	MPS		F	κ	S		D		ΕN					FÆ	١		
Dword 1	vord 1 TD Queue Tail Pointer (TailP) -																	
Dword 2	d 2 TD Queue Head Pointer (HeadP) 0 C H																	
Dword 3	d 3 Next Endpoint Descriptor (NextED) -																	

Figure 18.6 Endpoint Descriptor

Please refer to the OpenHCI specification for details on particular field names and functions.

TD Block

The TD Block is responsible for processing Transfer Descriptors. This is the bulk of the work performed by the Host Controller. This block is responsible for reading Transfer Descriptors from memory, requesting transactions when appropriate, writing back status, and retiring TDs when necessary (including the management of the Done Queue).

Rev. 3.0, 03/01, page 273 of 390

1) Transfer Description Processing

Transfer Descriptor processing is the fundamental operation performed by a Host Controller. The service flow for servicing a Transfer Descriptor is shown in Figure 18-7 below. The rest of this section describes the steps necessary for completing service of a Transfer Descriptor.




Figure 18.7 Transfer Description Service Flow

a) Isochronous Relative Frame Number Calculation

When processing an Isochronous Transfer Descriptor, the Host Controller must calculate the relative frame number. This calculation determines which, if any, packet will be sent during the current frame.

An Isochronous TD may contain buffers for 1 to 8 consecutive frames of data (**FrameCount**+1) with the first (0th) data packet of an Isochronous TD sent in the frame for which **FrameNumber** match the **StartingFrame** field of the Isochronous TD.

The Host Controller does an unsigned subtraction of **StartingFrame** from **FrameNumber** to arrive at a signed value for a relative frame number, R.

- 1. If the relative frame number is negative, then the current frame is earlier than the 0th frame of the Isochronous TD and the Host Controller advances to the next ED.
- 2. If the relative frame number is greater than **FrameCount**, then the Isochronous TD is late and a error condition exists. The current ITD is retired, and the next ITD on the list for the current ED is processed immediately.
- 3. If the relative frame number is between 0 and **FrameCount**, then the Host Controller issues a token to the endpoint and attempts a data transfer. See next section for the packet buffer address calculation.

When the last data packet of an Isochronous TD is transferred, the Isochronous TD is retired to the Done Queue.

HcFmNumber	ITD.Frame	R	ITD.FC	HC Action
H'FFFC	H'FFFE	H'FFFE (-2)	3	Do nothing
H'FFFD	H'FFFE	H'FFFF (-1)	3	Do nothing
H'FFFE	H'FFFE	H'0000	3	Send data packet 0
H'FFFF	H'FFFE	H'0001	3	Send data packet 1
H'0000	H'FFFE	H'0002	3	Send data packet 2
H'0001	H'FFFE	H'0003	3	Send data packet 3 and retire Isochronous TD

Table 18.1 Example Calculation of R and Host Controller Action

b) Isochronous Packet Begin and End Address Calculation

When processing an Isochronous Transfer Descriptor, the RelativeFrame (R) is used to select two offset values, BeginAddrOffset and EndAddrOffset. EndAddrOffset is the lower 12 bits of the last byte of the packet +1. The source of these offsets is shown in Table 18-2. Refer to next section for a description of the Descriptor Registers used.

RelativeFrame Is Even	RelativeFrame Equals FrameCount	BeginAddrOffset	EndAddrOffset
Yes	No	Offset0 Low	Offset0 High
No	No	Offset0 High	Offset1
Yes	Yes	Offset0 Low	BEOffset
No	Yes	Offset0 High	BEOffset

Table 18.2 ITD Packet Offset Location

The initial address of the transfer is determined from Offset[R]. If bit 12 (the 13th LSb) of Offset[R] is 0, then the initial buffer address resides in the physical memory page specified in **BufferPage0** of the Isochronous Transfer Descriptor. If bit 12 is 1, then the initial buffer address will reside in the physical page indicated by **BufferEndPage**. When the upper 20 bits are selected, the address is completed by using BeginAddrOffset as the low 12 bits of the address.

c) General Last Packet Calculation

The GTDLastPacket signal is used for two purposes.

- Setting the **CBP** value to 0h upon a successful transfer.
- Limiting the transfer size of the last packet to be the remaining space in the buffer instead of **MaxPacketSize**.

GTDLastPacket is asserted when the size of the packet is zero-length (indicated by CBP = 0h) or when the last byte of the buffer lies within the address range **CBPOffset** plus **MaxPacketSize.**

This latter condition occurs when the 13 bit value of **CBPOffset** plus **MaxPacketSize** is greater than or equal to **BEOffset_12** concatenated with **BEOffset**, with one exception, as stated below. **BEOffset_12** is the buffer end relative page. It is set when **BEOffset** does not reside in the same page as **CBPOffset**. There are two conditions for setting **BEOffset_12**: **CBPPage = BEPage**, and the increment of the end address to form **BEOffset** crosses a page boundary.

The exception for setting **GTDLastPacket** is when the two conditions for setting **BEOffset_12** are both valid. This indicates that the buffer end is at the end of the second page, and there is at least one page worth of data remaining in the buffer.

d) General Packet Begin and End Address Calculation

When the Host Controller fetches a General Transfer Descriptor, it gets the address of the next memory location to be accessed from **CurrentBufferPage** and **CurrentBufferOffset**. If these values are both 0, then the packet size will be zero, regardless of the setting of **MaximumPacketSize** in the Endpoint Descriptor. As the data is transferred it might cross a page boundary. If it does, **BufferEndPage** is substituted for the current **CurrentBufferPage**. This page boundary crossing may occur during a packet transfer (i.e., a single packet may cross a page boundary.)

The BeginAddrOffset for a GTD is always **CBPOffset**. The value of EndAddrOffset is **CBPOffset** plus **MaxPacketSize** unless it is the last packet defined by the buffer, in which case it will be **BEOffset**.

e) Transfer Description Size Calculation

The maximum data packet size is that of an ITD, 1023 bytes. Therefore the **DataPacketSize** field need only be 10 bits. The **DataPacketSize** is calculated by {1,EndAddrOffset[9:0]} - {0,BeginAddrOffset[9:0]}. The concatenation of the 1 and the 0 to the operation accounts for the case of a page crossing where BeginAddrOffset[9:0] would be larger than EndAddrOffset[9:0].

f) Status Writeback

At the completion of a transaction attempt, the Host Controller performs a status writeback to the Transfer Descriptor. The information written back differs depending on what type of Transfer Descriptor is being serviced.

• General Transfer Description Status Writeback

General Transfer Descriptors are updated after every attempted transaction that is serviced. There are four fields that require updating after a transaction attempt. They are the **CompletionCode** field, the **DataToggleControl** field, the **CurrentBufferPointer** field, and occasionally the **ErrorCount** field.

1. DataToggelControl

The **DataToggleControl** field consists of two bits. When MSB is set it indicates that the DataToggle value is obtained from the ED. Otherwise it is obtained from bit 0.

The **DataToggleControl** field must be updated to reflect the data toggle for the next transfer. If the packet just transmitted completed successfully, the Host Controller sets the MSb to 1 and toggles the LSb of **DataToggleControl** field to reflect a new value for the next packet. If the current packet did not complete with a proper ACK or NAK, the field should not be changed.

2. CurrentBufferPointer

The **CurrentBufferPointer** must be updated if the **CompletionCode** is NoError, DataUnderrun, or DataOverrun. For all other cases the **CurrentBufferPointer** should not be updated because the Host Controller may retry the current packet.

If the **CurrentBufferPointer** requires an update and is not the last packet, the number of bytes transmitted in the packet should be added to the current value of the **CurrentBufferPointer** field. If the packet crossed a page boundary, the upper 20 bits of the **CurrentBufferPointer** should be updated with the **BufferEndPage** field to reflect the change in page base address. The lower 12 bits of the **CurrentBufferPointer** will roll over correctly with a normal addition to reflect the new packet address.

If the **CompletionCode** is NoError and it is the last packet, the **CurrentBufferPointer** field is set to 0h.

3. ErrorCount

The **ErrorCount** field is incremented each time a transmission error occurs. A transmission error is CRC, BitStuffing, DataToggleMismatch, DeviceNotResponding, and PIDCheckFailure.

Upon a completion code of NoError the ErrorCount field is reset to 0.

All other responses, including a NAK response from the device, will maintain the current **ErrorCount** value.

If the **ErrorCount** is 2 and another transmission error occurs, the Transfer Descriptor is retired with the error code reflected in the **CompletionCode** field.

4. CompletionCode

The **CompletionCode** field of a General Transfer Descriptor is updated after every attempted transaction whether successful or not. The new **CompletionCode** value will be the value provided by the SIE, unless the SIE reports DataUnderrun and the BufferRounding bit is set, in which case the new **CompletionCode** will be NoError.

When an endpoint returns a NAK handshake for a transmission, all General Transfer Descriptor fields will be the same after the transaction as they were when the transaction began. The Host Controller does not make any changes and no writeback occurs.

• Isochronous Transfer Description Status Writeback

The Host Controller updates the Offset[R] field after packet transmission using the Packet Status Word. For an OUT packet, the **Size** field is set to 0 if there is no error. For an IN, the **Size** field will reflect the actual number of bytes written to the memory buffer. Regardless of transfer direction, the **CompletionCode** field is updated to reflect the outcome of the transmission.

The **CompletionCode** field of the ITD is set to NoError unless the ITD is late, in which case it is set to DataOverrun.

Completion Codes

Table 18-3 provides the encoding for the Completion Codes used in Transfer Descriptor writebacks and Packet Status Word writebacks.

Code	Meaning	Description
0000	NoError	General TD or isochronous data packet processing completed with no detected errors
0001	CRC	Last data packet from endpoint contained a CRC error.
0010	BITSTUFFING	Last data packet from endpoint contained a bit stuffing violation
0011	DATATOGGLEMISMATCH	Last packet from endpoint had data toggle PID that did not match the expected value.
0100	STALL	TD was moved to the Done Queue because the endpoint returned a STALL PID
0101	DeviceNotResponding	Device did not respond to token (IN) or did not provide a handshake (OUT)
0110	PIDCHECKFAILURE	Check bits on PID from endpoint failed on data PID (IN) or handshake (OUT)
0111	UNEXPECTEDPID	Receive PID was not valid when encountered or PID value is not defined.
1000	DATAOVERRUN	The amount of data returned by the endpoint exceeded either the size of the maximum data packet allowed from the endpoint (found in MaximumPacketSize field of ED) or the remaining buffer size.
1001	DataUnderrun	The endpoint returned less than MaximumPacketSize and that amount was not sufficient to fill the specified buffer
1010	reserved	
1011	reserved	
1100	BufferOverrun	During an IN, HC received data from endpoint faster than it could be written to system memory
1101	BufferUnderrun	During an OUT, HC could not retrieve data from system memory fast enough to keep up with data USB data rate.
111x	NOTACCESSED	This code is set by software before the TD is placed on a list to be processed by the HC.

Table 18.3 Completion Codes

g) Transfer Description Retirement

When a transfer descriptor is complete (all data sent/received), the **ErrorCount** reaches 3 for a GTD, a fatal error condition occurs for a GTD, or an ITD is late, the Transfer Descriptor must be retired. A fatal error is classified as the new **CompletionCodes** of Stall, DataOverrun, DataUnderrun, and UnexpectedPID.

Several actions are required to retire a Transfer Descriptor.

- 1. Dequeue the Transfer Descriptor
- 2. Enqueue the Transfer Descriptor to the Done Queue
- 3. Update the Endpoint Descriptor
- Dequeue the Transfer Descriptor

To dequeue the Transfer Descriptor, the Host Controller copies the current Transfer Descriptor **NextTransferDescriptor** field to the **NextTransferDescriptor** of the Endpoint Descriptor.

• Enqueue the Transfer Descriptor

Following the dequeuing of the Transfer Descriptor from the Endpoint Descriptor Queue, the Transfer Descriptor is enqueued to the Done Queue. To accomplish this, the Host Controller first writes the value of the *HcDoneHead* to the **NextTransferDescriptor** field of the Transfer Descriptor being enqueued. Second, the

Next Transfer Descriptor field of the Transfer Descriptor being enqueued. Second, the *HcDoneHead* is written with the address of the Transfer Descriptor being enqueued.

The next step is to potentially update the Done Queue Interrupt Counter. The **InterruptDelay** field of the Transfer Descriptor specifies the maximum number of SOFs that may occur before the Host Controller writes the HcDoneHead to the HCCA and generates an interrupt. If the value of the **InterruptDelay** field is 111b, the Host Controller Driver does not require an interrupt for the Transfer Descriptor and the Done Queue Interrupt Counter is left unchanged. If the value of the **InterruptDelay** field is not 111b, but is greater than or equal to the current value of the Done Queue Interrupt Counter is also left unchanged. In this case, another Transfer Descriptor already on the Done Queue requires an interrupt earlier than the Transfer Descriptor being retired. If the value of the **InterruptDelay** field is not 111b, but is less than the current value of the Done Queue Interrupt Counter, the counter is loaded with the value of the **InterruptDelay** field. In this case, the Transfer Descriptor being retired requires an interrupt earlier than all of the Transfer Descriptors currently on the Done Queue. If the Transfer Descriptor is being retired with an error, then the Done Queue Interrupt Counter is cleared as if the **InterruptDelay** field were zero.

• Update the Endpoint Descriptor

In addition, the Host Controller must update the Endpoint Descriptor to reflect the changes to the **NextTransferDescriptor** pointer, the **DataToggleCarry** field, and potentially the **Halt** field. The **Halt** field is only set for a GTD with an error count of 3 or a fatal error condition.

h) Done Queue

Occasionally (as determined by the Done Queue Interrupt Counter = 0), when the Done Queue contains one or more Transfer Descriptors, the Host Controller writes the current value of *HcDoneHead* into the *HccaDoneHead* immediately following a frame boundary and generates an interrupt. These actions are taken so that the Host Controller Driver can complete the processing of retired Transfer Descriptors. After the *HcDoneHead* to '0' and sets the **WritebackDoneHead** bit located in the *HcInterruptStatus* register to '1.' While the **WritebackDoneHead** bit is set, the Host Controller may not write *HcDoneHead* to the HCCA. The **WritebackDoneHead** bit is cleared by the Host Controller Driver when it is ready to receive another Done Queue from the Host Controller.

• Done Queue Interrupt Counter

The Host Controller maintains a 3-bit counter which is used to determine how often the *HcDoneHead* register value must be written to *HccaDoneHead*. The counter is initialized with a value of 111b at software reset, hardware reset, and when the Host Controller transitions to the USBOPERATIONAL state. The counter functions when the Host Controller is in the USBOPERATIONAL state by decrementing at every frame boundary simultaneous with the incrementing of the **FrameNumber** field in *HcFmNumber* if the current value of the counter is other than 111b or 0. If the current value of the counter is effectively disabled and does not decrement.

The Host Controller checks the value of the counter during the last bit time of every frame when in the USBOPERATIONAL state. If the value of the counter is 0 at that time, the Host Controller checks the current value of the **WritebackDoneHead** bit in *HcInterruptStatus*. If **WritebackDoneHead** is '0,' immediately following the frame boundary, the Host Controller writes the *HcDoneHead* register value to *HccaDoneHead*, sets **WritebackDoneHead** to '1,' and resets the counter to 111b. If **WritebackDoneHead** is '1,' the Host Controller takes no further action until the end of the next frame when it performs the same checks again.

- 2) Operational Registers
 - HcDoneHead

This register contains the address of the first TD on the Done Queue. When the Host Controller retires a TD, it will write the current value of *HcDoneHead* into that TD **NextTD** field. The address of the TD being retired (obtained from a "CurrentED" register) is written to *HcDoneHead*.

3) Description Registers

The TD Block maintains 5 32-bit registers to hold requested Transfer Descriptors. These registers are used as temporary storage for Transfer Descriptors being serviced and are not addressable by software. The same registers are used to hold both Isochronous and General Transfer Descriptors. A brief description of these registers is given below.

Rev. 3.0, 03/01, page 281 of 390

a) Dword0

Dword0 contains the status information for the Transfer Descriptor.

• Field

Table 18.4Dword0 GTD Fields

Bit Range	Field
31 - 28	CompletionCode
27 - 26	ErrorCount
25 - 24	DataToggle
23 - 21	DelayInterrupt
20 - 19	Direction
18	BufferRounding

Table 18.5 Dword0 ITD Fields

Bit Range	Field
31 - 28	CompletionCode
26 - 24	FrameCount
23 - 21	DelayInterrupt
15 - 0	StartingFrame

- Load Condition
 Dword0 is loaded with pci_Data[31:0] when LoadDescriptorDword[0] is asserted.
- Update Condition

Dword0 is updated when the TD has been serviced (**fm_TransactionServiced**) and is being written back to memory (**UpdateTD**).

The updated fields for GTD are CompletionCode, ErrorCount, and DataToggle.

The updated field for ITD is CompletionCode.

b) Dword1

Dword1 contains the current buffer pointer (CBP) for a GTD, and the buffer page 0 for an ITD.

• Fields

Table 18.6 Dword1 GTD Fields

Bit Range	Field
31 - 12	CBPage
11 - 0	CBPOffset

Table 18.7Dword1 ITD Fields

Bit Range	Field
31 - 12	BufferPage0 (BP0)

Load Condition

Dword1 is loaded with pci_Data[31:0] when LoadDescriptorDword[1] is asserted.

• Update Condition

Dword1 is updated with the new CBP only for a GTD when the

fm_TransactionServiced and **UpdateTD** are asserted, and the completion code is DataOverrun, DataUnderrun, or NoError.

c) Dword2

Dword2 contains the address of the next TD in the linked list.

• Fields

Table 18.8 Dword2 Fields

Bit Range	Field
31 - 4	NextTD

Load Condition

Dword2 is loaded with pci_Data[31:4] when LoadDescriptorDword[2] is asserted.

• Update Condition

Dword2 is updated with the current value of the DoneHead pointer when the TD is retired.

d) Dword3

Dword3 contains the value of the last byte of the data packet.

• Fields

Table 18.9 Dword3 GTD Fields

Bit Range	Field
31 - 12	BufferEndPage (BEPage)
11 - 0	BEOffset

Table 18.10 Dword3 ITD Fields

Bit Range	Field
31 - 12	BufferEndPage (BEPage)
11 - 0	BEOffset / Offset1

BEOffset is the buffer end address +1. **Offset1** is used for ITDs under certain circumstances to store begin address of the next packet.

Load Condition

There are two load conditions for Dword3. The first condition occurs for every TD that is loaded. Dword3 is loaded when **LoadDescriptorDword[3]** is asserted. **BEPage** is loaded with **pci_Data[31:12]**. **BEOffset** is loaded with **pci_Data[11:0]** +1.

The second condition applies only to an ITD. The end address offset +1 for an ITD comes from **Offset[RelativeFrame**+1] when **RelativeFrame** is not equal to **FrameCount**. When **RelativeFrame** is odd and not equal to **FrameCount**, **Offset[RelativeFrame**+1] is stored in **Offset1**. The load condition is

LoadDescriptorDword[5] && RelativeFrame == 1 || LoadDescriptorDword[6] && RelativeFrame == 3 || LoadDescriptorDword[7] && RelativeFrame == 5 ||

Update Condition

There is no update condition for Dword3.

e) Offset0

Offset0 is used exclusively for ITDs. It contains the Offset/PSW Dword of the current relative frame.

• Fields

Table 18.11 Offset0 Field Description

Bit Range	Field
31 - 16	Offset0 High
15 - 0	Offset0 Low

If the **RelativeFrame** is even, **Offset[RelativeFrame]** is stored in Offset0 Low and **Offset[RelativeFrame+1]** is stored in Offset0 High.

If the RelativeFrame is odd, Offset[RelativeFrame] is stored in Offset0 High and Offset[RelativeFrame+1] is stored in Offset1.

Load Condition

Offset0 is loaded with the Offset/PSW value of the current **RelativeFrame**. The condition is when **LoadDescriptorDword**[n] is asserted, where n is 4 + (**RelativeFrame** / 2).

Update Condition

Offset0 is updated when the TD has been serviced (**fm_TransactionServiced**) and is being written back to memory (**UpdateTD**).

The update value is the completion code for the packet and the number of bytes received on an IN transer or zero for an OUT transfer.

Only the Word containing **Offset**[**RelativeFrame**] is updated. The other Word remains unchanged.

Rev. 3.0, 03/01, page 284 of 390

Request Block

The system request portion of the List Processor is the top level coordinator of all activity. It arbitrates the master requests, multiplexes the data and control signals to the Host Controller Bus Master.

1) Master Arbitration

There are three sources of master requests from the List Processor: HCCA Writeback request (HCCAWBReq), ED request (EDReq), and TD request (TDReq).

The HCCA Writeback has the highest priority. It is granted access to the Bus Master when its request is acknowledged (HCCAWBAck). The request is acknowledged when neither the ED or TD has access to the Bus Master (EDAck or TDAck) and the Bus Master is idle (!bm_active).

The TD request and ED request are at the lowest priority. The state machine interaction will prevent both requests from being active simultaneously. The individual request (TDReq or EDReq) is granted access to the Bus Master when it is acknowledged (TDAck or EDAck). The request is acknowledged when the HCCA Writeback request is not active and the Bus Master is idle (!bm_active).

- 2) Data and Control Muxing
 - Master

The Request Block multiplexes the control and data signals to the Bus Master for the submaster that has the acknowledge.

There are five control signals provided:

Signal	Description
lp_SystemReq	List Processor system request. Asserted for one clock when the submaster is granted its acknowledge.
lp_SystemReqIsData	Transfer is data.
lp_SystemReqIsRead	Transfer is read.
lp_ReqSize	Transfer size in bytes.
lp_BeginAddr	Transfer begin address.

Table 18.12 List Processor Control Signals

The data from the submaster that has the acknowledge is multplexed onto the WriteDataOut bus.

- Slave

The Request Block multiplexes the slave read data from all of the operational registers in the List Processor onto the ReadDataOut bus that goes to the IO module. The mux select comes from the decode signals provided by the IO module.

Frame Management

The frame management block is responsible for managing the frame specific tasks required by the USB specification and the OpenHCI specification. These tasks are:

- 1. Management of the OpenHCI frame specific Operational Registers
- 2. Operation of the Largest Data Packet Counter
- 3. Performing frame qualifications on USB Transaction requests to the SIE
- 4. Generate SOF token requests to the SIE

Operational Registers

The Host Controller uses four registers to perform the frame timing and status tasks of frame management. These registers are *HcFmInterval*, *HcFmRemaining*, *HcFmNumber*, *HcLSThreshold*, and *HcPeriodicStart*. The function and operation of each register is detailed below.

1) HcFmlnterval Register

The *HcFmInterval* register contains three fields. These fields are **FrameInterval**, **FrameIntervalToggle**, and **FSLargestDataPacket**.

The **FrameInterval** field specifies the length of a frame in USB bit times and is programmed by the HCD. **FrameInterval** and **FrameIntervalToggle** are loaded into the **FrameRemaining** counter and **FrameRemainingToggle**, respectively, at the beginning of each frame. When programming **FrameInterval**, the **FrameIntervalToggle** field is toggled by the HCD each time a new interval is specific. The HCD uses the **FrameIntervalToggle** and

FrameRemainingToggle fields to see when the Host Controller has started using a newly programmed **FrameInterval** value (see discussion below).

The **FSLargestDataPacket** field specifies a value which is loaded into the Largest Data Packet Counter at the beginning of each frame. (See next section for a discussion of this function) This field is programmed by the HCD.

2) HcFmRemaining Register

The *HcFmRemaining* register contains two fields, **FrameRemaining** and **FrameRemainingToggle**.

The **FrameRemaining** field is a 14-bit counter. When operating, the counter value decrements once per USB bit time. The **FrameRemaining** counter is valid only when the Host Controller is in the USBOPERATIONAL state. When **FrameRemaining** reaches a value of 0, it is loaded with the value of **FrameInterval** at the next rising edge of the 12 MHz reference clock. In addition, the counter will load with **FrameInterval** when the Host Controller transitions into the USBOPERATIONAL state to re-initialize the frame period.

Rev. 3.0, 03/01, page 286 of 390

The **FrameRemainingToggle** field (bit) is loaded with **FrameIntervalToggle** coinciding with **FrameRemaining** being loaded with **FrameInterval. FrameRemainingToggle** and **FrameIntervalToggle** are used by the HCD to determine which value of FrameInterval is being used in the current frame. If the toggle fields match when read, the Host Controller loaded the current value of **FrameInterval** into **FrameRemaining** at the beginning of the current frame is using a newly programmed value). If the toggle fields do not match, the Host Controller loaded the previous value of **FrameInterval** into **FrameRemaining** at the beginning of the current frame (current frame (current frame is not using a newly programmed value). This information is provided so that the HCD may determine exactly which frame is using a newly programmed value of **FrameInterval**.

3) HcFmNumber Register

The HcFmNumber register contains only the FrameNumber field.

FrameNumber is a 16 bit counter. **FrameNumber** is incremented by the Host Controller at each frame boundary. Specifically, **FrameNumber** is incremented when **FrameRemaining** is loaded with **FrameInterval**. The lower 11 bits of the frame number are used in the SOF token data field. Each time the frame number is incremented the new value is written back to the HCCA.

4) HcPeriodicStart Register

The HcPeriodicStart register contains only the PeriodicStart field.

PeriodicStart is a 14 bit programmable value which determines when the Host Controller must start processing the periodic list. When processing lists while in the USBOPERATIONAL state, the Host Controller will start processing the periodic list in a given frame when **FrameRemaining** is less than **PeriodicStart** (or if no other list is enabled).

5) HcLSThreshold Register

The HcLSThreshold register contains only the LSThreshold field.

LSThreshold is a 12 bit programmable value which provides a bit time threshold in a frame beyond which low speed transactions are prohibited. When the Host Controller has a low speed transaction to send, FrameRemaining is compared to LSThreshold. The low speed transaction may be started if and only if FrameRemaining is greater than or equal to LSThreshold.

Packet Size Check

When a TD is loaded, the packet size must be guaranteed to complete within the remaining frame time. The sections below discuss FS and LS transaction frame requirements.

1) Full speed Check

The full speed packet size check is accomplished by comparing the value of a data transactions data packet size (in bits) with the current value of the Largest Data Packet Counter. The data packet size is provided by the List Processor and in the form of the **MaximumPacketSize** field of the Endpoint Descriptor. If the data packet size is greater than the current value of the Largest Data Packet Counter the transaction may not be started. If the data packet size is less than or equal to the current value of the Largest Data Packet Counter the transaction may be started.

- Largest Data Packet Counter Operation

The Largest Data Packet Counter is used to determine whether or not a full speed transaction with a data packet of a given size may be completed in the current frame. The value accounts for bit stuffing requirements and overhead of the token, data, and handshake packets.

At each frame boundary, coincident with the loading of **FrameRemaining**, the Largest Data Packet Counter is loaded with the value of the **FSLargestDataPacket** field of the *HcFmInterval* register. The counter value is decremented 6 of every 7 bit times (too simulate the bit stuffing)

2) Low Speed Check

The low speed Packet Size Check is accomplished by comparing the current value of **FrameRemaining** with the value of **LSThreshold**. If **FrameRemaining** is less than **LSThreshold**, the low speed transaction cannot be started.

Transaction Requests

Transaction requests to the SIE are initiated by either the List Processor or the Frame Management block. All of the requests are delivered to the SIE via the Frame Management block. The List Processor requests must be qualified with the Packet Size Check. This check happens continually from the time the Frame Management block receives the request from the List Processor until a request acknowledge is received from the SIE indicating the start of the transaction. If the Packet Check fails prior to the SIE acknowledge, a Packet Check failure signal is sent to the List Processor by the Frame Management block.

In addition to qualifying List Processor transaction requests, the Frame Management block will issue the SOF Token request. This request is issued when the value of **FrameRemaining** is 0001h. The early request is to account for the SIE output delay between the request and a change on the bus such that the SOP of the SOF token coincides with the reloading of **FrameInterval** in **FrameRemaining**

Rev. 3.0, 03/01, page 288 of 390

Interrupt Processing

Interrupts are the communication method for HC-initiated communication with the Host Controller Driver. There are several events which may trigger an interrupt from the Host Controller. Each specific event sets a specific bit in the *HcInterruptStatus* register. The Host Controller requests an interrupt when all three of the following conditions are met:

- The MasterInterruptEnable bit in *HcControl* is set to '1'
- A bit in *HcInterruptStatus* is set to '1'
- The corresponding enable bit in *HcInterruptEnable* for the *HcInterruptStatus* bit is set to '1'.

If the Host Controller supports an SMI pin, the interrupts caused by most events are routable, based on the value of the **InterruptRouting** bit of the *HcControl* register, to either the INT pin or the SMI pin. Enabled interrupt events causes an interrupt to be signaled on the INT pin when the **InterruptRouting** bit is a '0' and signaled on the SMI pin if the **InterruptRouting** bit is a '1.' However, OpenHCI Host Controllers are not required to implement an SMI pin. If a Host Controller does not implement an SMI pin and the **InterruptRouting** bit is a '1,' interrupts are not generated. The notable exception for interrupt routing is the **OwnershipChange** event which is always routed to the SMI pin.

Each of the following subsections describes a specific event, and therefore a specific bit, represented in the *HcInterruptStatus* registe.

SchedulingOverrun Event

When a scheduling overrun occurs, the Host Controller sets the **SchedulingOverrun** bit following the completion of the next **HccaFrameNumber** update. A scheduling overrun occurs when the Host Controller determines that the Periodic list for the current frame cannot be completed before the end of the frame.

WritebackDoneHead Event

Periodically, the Host Controller is required to update **HccaDoneHead** with the value of the *HcDoneHead* register (see Section 17.2.2.2.3.1.8). When the write of *HcDoneHead* to **HccaDoneHead** completes, the Host Controller sets the **WritebackDoneHead** bit. The corresponding interrupt (if enabled) will inform the Host Controller Driver that it must service the Done Queue.

StartOfFrame Event

When **FrameRemaining** is loaded with **FrameInterval**, the Host Controller sets the **StartOfFrame** bit following completion of the next **HccaFrameNumber** update. This corresponds to a frame boundary. The Host Controller Driver will normally disable this event, enabling the event when it requires a deterministic interrupt at a frame boundary.

HITACHI

Rev. 3.0, 03/01, page 289 of 390

ResumeDetected Event

A resume detected event occurs when the Root Hub detects resume signaling on the USB bus. The Host Controller will set the **ResumeDetected** bit when resume signaling is detected.

A **ResumeDetected** interrupt is only possible in the USBSUSPEND state. A resume event can be either an upstream resume signal or a connect/disconnect detection at a port. The connect/ disconnect resume event is enabled by the **RemoteWakeupEnable** in the *HcRhStatus* register. If a port is either in the progress of selectively resuming or has completed the selective resume and set **PortSuspendStatusChange** when the Root Hub enters the USBSUSPEND state, the port resume is cleared and the hub resume, **ResumeDetected**, is generated.

The **ResumeDetected** event may occur while the system clock is disabled. The interrupt processor will generate an interrupt for an enabled **ResumeDetected** event. The interrupt will remain active until the clock is enabled and the **ResumeDetected** bit in the interrupt status register is cleared.

UnrecoverableError Event

This implementation does not support generation of an Unrecoverable Error event.

FrameNumberOverflow Event

When the MSB (bit 15) of the **FrameNumber** field of *HcFmNumber* changes value, the **FrameNumberOverflow** bit is set by the Host Controller following the next **HccaFrameNumber** update. The event occurs on both the '1' to '0' or the '0' to '1' transition. This event allows the Host Controller Driver to perform any necessary manipulation of its software based frame number to ensure that number is correct.

RootHubStatusChange Event

The Host Controller sets the **RootHubStatusChange** bit whenever there is a change to any bit in *HcRhStatus* or *HcRhPortStatus*. Any changes in these registers define a change in status that must be communicated to the Host Controller Driver. Since OpenHCI provides a register-level interface to the Root Hub, the need for Root Hub Transfer Descriptors is eliminated. This provides for a more efficient Root Hub interface, but does not provide the Host Controller Driver a good mechanism for polling the Root Hub on a periodic basis. To compensate for the lack of a good polling mechanism, the Host Controller delivers an interrupt on every Root Hub status change.

Rev. 3.0, 03/01, page 290 of 390

OwnershipChange Event

The **OwnershipChange** bit is set by the Host Controller when the Host Controller Driver sets the **OwnershipChangeRequest** bit in the *HcCommandStatus* register. This ensures that an interrupt is generated (unless it is masked) whenever ownership of the Host Controller is passed to and from the operating system Host Controller Driver and any SMM-based Host Controller Driver in the system. All interrupts resulting from an OwnershipChange event are not routable with the **InterruptRouting** bit of the *HcControl* register and are delivered on the SMI pin only. If the Host Controller does not implement an SMI pin, interrupts will not be generated at all on an OwnershipChange event.

Host Controller Bus Master

The Host Controller Bus Master is the central block in the data path. It coordinates all access to the PCI Interface.

There are two sources of bus mastering within USB Host Controller: the List Processor and the Data Buffer Engine. The List Processor has control when it transfers Endpoint Descriptors, Transfer Descriptors, and HCCA information. The List Processor gives control to the Data Buffer Engine when the data pointed to by a Transfer Descriptor is to be transferred.

The Host Controller Bus Master consists of three main modules: The Bus Master Controller, the Data Buffer Engine, and the Page Crossing Controller.

Bus Master Controller

The Bus Master Controller provides the PCI Interface (PCI IF) with the signals necessary to perform PCI cycles on behalf of the Data Buffer Engine or List Processor. These signals are the address of the first byte in the transfer, the size of the transfer in bytes, the direction of the transfer, and the data for write cycles. The PCI IF will carry out the appropriate PCI cycle based on the information provided.

In addition there are three control signals across the interface: a request signal from the Bus Master Controller, and a cycle active and a data ready signal from the PCI Controller. The Bus Master Controller requests access when it needs to transfer a cycle on the PCI Bus. The PCI IF arbitrates internally to the ASIC for access to the PCI bus. (For USB Host Controller the arbitration is immediate since it has no other PCI masters). When access is granted, the PCI IF asserts the cycle active signal which remains asserted until the cycle completes. The PCI IF asserts the data ready signal for one PCI period for each Dword transfer across the interface. On a write, the data ready signal indicates that the PCI IF has consumed the Dword presented by the Bus Master Controller. On a read, the data ready signal indicates that a valid Dword is present on the PCI read data bus.

Rev. 3.0, 03/01, page 291 of 390

The Bus Master Controller maintains the address of the next PCI cycle to be requested. The address is initialized with a value from the List Processor when it initiates a request. The address is updated after each burst transfer completes. This is needed for data transfers that require more than a single burst cycle.

Data Buffer Engine

The Data Buffer Engine controls the bus master requests for transferring data to and from the Data Buffer. The Data Buffer Engine monitors the status of the Data Buffer by using the SIE pointer and the PCI pointer. These pointers indicate the next location to be read from or written to by the SIE data and the PCI data respectively. When the Data Buffer Engine determines that there is space available in the Data Buffer, it makes a request to the Page Crossing Controller that a bus master cycle be initiated.

The Data Buffer is divided into either two 32-byte or four 16-byte regions, depending on the value of the **DataBufferRegion16** bit in the PCI configuration register *OperationalMode*. Whenever the PCI pointer is not in the same region as the SIE pointer, there is sufficient room in the Data Buffer to transfer at least one region worth of data. Once a transfer request has been issued, the size of the transfer will not change, even if more data becomes available in the buffer before the PCI Controller services the request.

If the region size is 32, then there are 32 bytes available in the buffer while a PCI Master cycle is in progress. The maximum PCI latency that can be tolerated without losing Isochronous data is:

32 bytes avail * 8 clocks/byte * 83.33 ns/clock = 21,333 ns

If the region size is 16, then there can be between 16 to 48 bytes available in the buffer for SIE data while a PCI Master cycle is in progress. Initially there are three regions available for SIE data while one region is being transferred on PCI. If the SIE transfers data in the three regions before the PCI transfer completes, then only one region is available for SIE data during the next PCI transfer. The maximum PCI latency that can be tolerated without losing Isochronous data ranges from:

```
16 bytes avail * 8 clocks/byte * 83.33 ns/clock = 10,666 ns
32 bytes avail * 8 clocks/byte * 83.33 ns/clock = 21,333 ns
48 bytes avail * 8 clocks/byte * 83.33 ns/clock = 32,000 ns
```

The region size of 16 is advantageous for a Most Recently Used type PCI arbitration scheme where the initial grant may require up to 32,000 ns but the subsequent grant occurs within 10,666 ns

Page Crossing Controller

The Page Crossing Controller is responsible for controlling the page address of data transfers. If it receives a request from the Data Buffer Engine that crosses a page boundary, it will break up the request into two separate requests to the Bus Master Controller. The first request will contain the data from the first page, the second request will contain the data from the second page.

The Page Crossing Controller is also responsible for indicating to the Bus Master Controller to load the page address of the second page into the upper 20 bits of the address register. This occurs whenever the address increments to the next page, either due to a page crossing or the current request ends at the end of a page.

Data Buffer (DB)

The Data Buffer serves as the data interface between the PCI Controller and the SIE. It is a combination of a 64-byte latched based bi-directional asynchronous FIFO and a single Dword PCI Holding Register.

The PCI Holding Register is a 32-bit edge-triggered register that is used for two purposes: First, to serve as a data pipeline stage so that the PCI control signal TRDY# can be synchronized before going into the write enable logic of the latches in the Data Buffer. Second, to serve as a holding register for the last Dword of an OUT transfer that won? fit into the FIFO. This is required for General Transfer Descriptors since the entire data packet, up to 64 bytes, must be read entirely into the buffer before the data request begins. Depending on the begin address of the packet, there could be up to 17 Dwords to be stored.

The Data Buffer maintains the number of bytes transferred for the current data packet. This value is used by the List Processor to update the status of the Transfer Descriptor.

The number of bytes transferred is compared with the expected number of bytes to produce a last byte flag when the values are equal. The SIE uses the last byte flag for two purposes: First, to determine if the current IN packet is a data overrun or data underrun. Second, to indicate that there are no more bytes for the current OUT packet. The Data Buffer also uses the last byte flag to inhibit any data beyond the expected size for an IN packet from being stored in the buffer

18.2.3 USB Interface

The USB interface includes the integrated Root Hub with two external ports, Port 1 and Port 2 as well as the Serial Interface Engine (SIE) and USB clock generator. The interface combines responsibility for executing bus transactions requested by the HC as well as the hub and port management specified by USB.

Serial Interface Engine (SIE)

The SIE is responsible for managing all transactions to the USB. It controls the bus protocol, packet generation/extraction, data parallel-to-serial conversion, CRC coding, bit stuffing, and NRZI encoding.

All transactions on the USB are requested by the List Processor and Frame Manager. After the List Processor retrieves all information necessary to initiate communication to a USB device, it generates a request to the SIE accompanied by endpoint specific control information required to generate proper protocol and packet formats to establish the desired communication pipe. The data buffer provides a data path for the data packets and controls the number of bytes transferred.

The FM generates SOF events each millisecond for which the SIE generates an SOF token. The List Processor requests are ignored to allow the SOF to be serviced with the highest priority and no delay.

SIE Control

Table 18-13 lists all other control information which is required to generate and manage the requested transaction. Most of the information is extracted from the ED and TD in the List Processor.

Information	Description
Direction[1:0]	The data packet direction and PID must be defined as IN, OUT, SETUP.
Format	The transaction must be identified as isochronous to remove the handshake phase from the bus protocol.
Data Toggle State	The data toggle state is required for selecting PID DATA0 or DATA1 and data toggle comparison. (ToggleCarry/DataToggle)
Speed	The endpoint speed is required to select the bus data rate.
EndpointNumber[3:0]	The token endpoint data.
FunctionAddress[7:0]	The token address data.
HcFmNumber[10:0]	The SOF token data field for device frame synchronization.

Table 18.13 Transaction Control Information

Packet Control

The sections below describe the packet types and formats generated by the SIE.

1) Sync Pattern

The first byte of every packet is a synchronization pattern that allows the data receiver to synchronize to the transmitters data rate prior to any meaningful data. The pattern 80h translates into an NRZI encoding of 54h on the bus. The byte? ending sequence of KK signifies the start of the PID byte.

Rev. 3.0, 03/01, page 294 of 390

2) End of Packet (EOP)

Every packet is terminated by an end of packet (EOP) consisting of 2 transmitted single-ended zeros (SE0) followed by a driven idle state for another bit time.

3) Packet Identifier (PID)

Each packet contains a packet identifier (PID) declaring the packet function. The PID is transmitted as a 4-bit encoding followed by the bitwise inversion of the PID as an error check. If the PID check fails, the packet is ignored since without the a valid PID the packet cannot be identified. Table 18-14 shows the PID encoding and definitions for each packet type.

Packet Type	Function	PID[3:0]	Description
Token	OUT	0001	Host to Device transaction request
	IN	1001	Device to Host transaction request
	SOF	0101	Start of Frame timing mark
	SETUP	1101	Host to Device Control transaction setup
Data	DATA0	0011	Even data packet
	DATA1	1011	Odd data packet
Handshake	ACK	0010	Receiver accepts the data packet
	NAK	1010	Receiver rejects the data packet or transmitter cannot send data packet
	STALL	1110	Endpoint is stalled.
Special	PRE	1100	Preamble for low speed driver enable in hubs

Table 18.14 PID Encoding

4) Token Packet

There are four types of token packets described below: IN, OUT, SETUP, Start of Frame (SOF). IN and OUT specify data packet direction in the data phase of the transaction. SETUP has the same meaning as an OUT token to the SIE but has special meaning to the device decoding it. A SOF is used to synchronize all USB devices to a nominal 1 ms bus interval. An IN, OUT, or SETUP token packet contains an 11-bit data field containing the device and endpoint address. For an SOF token, this same 11-bit field contains the lower 11 bits of **FrameNumber** in the *HcFmNumber* register. The data field is followed by a 5-bit CRC. The root hub is the only device which can send a token packet so it is not necessary to decode a token packet. All fields are serially transmitted LSb first (except the CRC).

Packet Byte	Bit 7							Bit 0
0		Sync Pattern[7:0]						
1	~PID[3:0]				PID[3:0]			
2	Endpoint Address[7:0] [0]							
3	~CRC[0:4] Endpoint[3:1]]		
4	High-Z					Idle	SE	EO

Figure 18.8 Standard Token Packet Format

Packet Byte	Bit 7							Bit 0
0	Sync Pattern[7:0]							
1	~PID[3:0] PID[3:0]							
2	FrameNumber[7:0]							
3	~CRC[0:4]					Fram	Number	[10:8]
4			High-Z			Idle	SE	Ξ0

Figure 18.9 SOF Token Packet Format

5) Data Packet

The data packet contains the actual data transfer between the host and endpoint specified in the token packet. DATA0 and DATA1 identify the packet as a data packet. The 0/1 tag on the PID provides a mechanism for data synchronization from one data packet to the next to the same endpoint.

The data packet includes the 4 bit PID, 4 bit inverted PID, 0-1023 data bytes, and a 16 bit CRC. All fields are serially transmitted LSB and LSb first (except CRC). The number of data bytes for an OUT is determined by the HC. The IN data byte count is tracked by the Data Buffer Engine. The number of data bytes is irrelevant to the operation of the SIE.

Packet Byte	Bit 7							Bit 0	
0		Sync Pattern[7:0]							
1		~PID[3:0] PID[3:0]							
2		Data0[7:0]							
N+2		DataN[7:0]							
N+3		~CRC[8:15]							
N+4	~CRC[0:7]								
N+5			High-Z			Idle	SE	EO	

Figure 18.10 Data Packet Format

6) Handshake Packet

The handshake packet is used to close the bus transaction and report completion status. An ACK handshake concludes a successful transaction. The STALL handshake is returned when the device is unable to handle data due to an internal error. NAK is used when the endpoint has no data to send or does want any data. The host can only send an ACK handshake to the device, but the device can return any handshake. The handshake packet includes only the 4 bit PID and 4 bit inverted PID.

Packet Byte	Bit 7							Bit 0
0		Sync Pattern[7:0]						
1		~PID[3:0] PID[3:0]						
2	High-Z					Idle	SE	EO

Figure 18.11 Handshake Packet Format

7) Preamble Packet

The preamble packet is used to inform downstream hubs that a low speed packet is coming. This allows the low speed drivers to be enabled by all ports connected to low speed devices. This is repeated for all packets within the transaction and not just preceding the token packet. This procedure applies only to packets from the host and not packets received from the device. The preamble packet, like the handshake packet, only includes the 4 bit PID and 4 bit inverted PID, except that it is not terminated by an EOP. Instead, the bus is driven idle for 4 FS clock, then the data rate changes to 1.5 MHz and the sync pattern of the LS packet is begun immediately. The LS packets are otherwise as described in the previous sections.

Packet Byte	Bit 7							Bit 0
0	Sync Pattern[7:0]							
1		~PIC	D [3:0]			PID	[3:0]	
2	token,	e to LS data data, or hai ined in the a	ndshake pa	cket as		ld	lle	

Figure 18.12 Preamble Packet Format

Serializer

The Serializer performs the parallel/serial conversion for both transmitting and receiving. The logic consists of a packet control state machine, 8-bit parallel-load/serial-shift register, 8-bit data latch, PID encoder/decoder, CRC generator/checker, bit stuff counter, NRZI encoder, and data receiver circuit. Data paths of transmitted and received paths share logic since the bus only operates one direction at a time and the path's logical organizations are simply reversed.




Figure 18.13 Serializer

1) Data

Data fields of the token packets are provided by the List Processor and Frame Manager. For a transmitted data packet, the Data Buffer Engine provides the data. Each time a byte is loaded into the shifter the buffer pointer is incremented. The data buffer marks the data byte enabling the CRC remainder into the data stream.

If the data buffer experiences an underrun condition such that the data packet cannot be completed, the Serializer will immediately force a bit stuff error followed by the EOP.

For a received data packet, the data is provided to the data buffer after each byte. A latch holds each byte while a new byte is collected. The latch is necessary to allow synchronization be the PCI clock domain of the data buffer and the USB clock domain of the receiver. When the EOP is detected the last two bytes sent to the data buffer are invalidated as the two CRC bytes. These bytes can only be identified after the fact.

2) CRC Generator/Checker

The CRC is calculated using a generator polynomial applied to a data pattern. The data pattern includes all data fields excluding sync patterns, PIDs, and data bytes sans the NRZI encoding. Below is a description of the CRC procedure. See also Figure 18-14.

- At the start of the packet, preload 1 into the CRC remainder registers (5 bits for token, 16 bits for data).
- The next data bit is XORed with the MSb of the remainder and left shifted (to MSb) filling with 0.
- If the XOR result was 1 the generator polynomial is XORed with the remainder during the shift. (The LSb of the remainder is the fill 0).

At the end of the data pattern the remainder is inverted and transmitted at the tail of the packet, MSb first.




Figure 18.14 CRC Logic

1. Token - All data following the PIDs are included in the CRC generation. Equation 18-1 is the polynomial used to generate the token packet CRC:

$$G(X) = X^5 + X^2 + 1 = 10101b$$

Equation 18.1 Token Packet CRC Generator Polynomial

After the token data is finished the source of the transmitted bit stream is switched to the CRC (MSb first). The byte counter completes the last full byte of the token packet with the inverted 5-bit remainder of the CRC generator.

The checker polynomial (Equation 18-2) is provided only as a reference since the root device never receives a token packet and never checks against it.

$$G(X) = X^3 + X^2 = 01100b$$

Equation 18.2 Token Packet CRC Checker Polynomial

2. Data - For transmitting, all data following the PIDs are included in the CRC generation. Equation 18-3 is the polynomial used to generate the data packet CRC.

$$G(X) = X^{16} + X^{15} + X^2 + 1 = 10005h$$

Equation 18.3 Data Packet CRC Generator Polynomial

The inverted 16-bit remainder follows the data bytes of a data packet (MSb first), even for a 0 byte data packet.

For receiving, all bits after the PID until the EOP must be processed through the CRC checker (including the CRC bytes since they cannot be identified until after EOP). The checker is only valid for data packets, i.e. the packet PID is DATA0 or DATA1. After processing the data and the CRC from the packet, the remainder is compared with the checker polynomial (see below). If equal the data was correctly received. Otherwise, a CRC error is present and the packet is discarded.

Until the EOP is detected it is impossible to separate the functional data bytes from the two CRC bytes. This means that all bits until the EOP must be processed through the checker. The minimum number of bytes through the checker is two bytes (16 bit CRC code for a 0 data byte packet). After the second full byte and for each following full byte, the CRC remainder is checked against the checker polynomial. If equal and the EOP is received before the next full byte of bus data, the packet is successfully received. If the EOP is detected and the last CRC check failed, the packet is unsuccessful and the EOP is treated as a false EOP. At the EOP the last two bytes are identified as the CRC code and must be invalidated in the data buffer. Equation 18-4 shows the data packet checker polynomial.

 $G(X) = X^{15} + X^3 + X^2 + 1 = 800 Dh$

Equation 18.4 Data Packet CRC Checker Polynomial

Rev. 3.0, 03/01, page 301 of 390

3) Bit Stuffing

A data rate phase lock requires frequent bus transitions to maintain the lock before the drift potential threaten to corrupt the data stream. To guarantee transitions occur before the data rate drifts to far to maintain the phase lock, bit stuffing is employed to force transitions after 6 bit times without a transition. For every 6 consecutive 1's in the data pattern (non-NRZI encoded) a 0 is inserted to force a bus transition. This 0 must be removed from the pattern by the receiving device. The bit stuffing policy is enforced between the SOP and EOP. If an incoming data stream violates the bit stuff policy by containing more that 6 consecutive 1's, the packet is invalidated.

To guarantee that a bit stuff detected during the EOP does not invalidate the packet, the bit stuff error is updated after each valid byte like the CRC check.

A forced bit stuff error for a buffer underrun or EOF violation will enable the stuffing mechanism for 16 bit times to guarantee the an error and no response.

4) Data Encoding / Decoding (NRZI)

All data on the USB must be NRZI encoded/decoded. A logical 0 is represented by a change in the differential level while a logical 1 is represented by no change in the signal level. This is done after the bit stuff is added for transmitting and before the bit stuff is removed for receiving.

5) Receiver

The receiver is responsible for identifying and managing an incoming data stream. When a port identifies an SOP, the receiver establishes connectivity to that port until an EOP is detected or EOF. It maintains the data rate phase lock and extracts the each data bit.

— SOP

The SOP is detected by a J to K bus state transition at any enabled port. When the SOP is detected, the port is connected to the phase lock and data bit extraction circuit. The receiver only detects an SOP when the SIE is expecting a response packet from a device. Any other activity is ignored.

- Phase Lock

The receiver must establish a data rate synchronization with the data source in order to extract the packet data. This is accomplished by locking the internal data rate to each K to J bus state transition in the data stream. By using a 8x oversampling clock (48 MHz) the data period is divided into eight phases utilizing both edges of the oversample clock. Each transition detected synchronizes the SIE's data rate clock to the external data rate. The USB jitter allowance permits tracking a single edge transition while reliably extracting all data bits in between. LS phase locking requires some debouncing of the data transitions due to the slow transition times. For the phase lock jitter timing analysis.

When the first K to K NRZI-encoded bit pattern is detected, it identifies the last bit of the sync pattern and the packet PID begins at the next bit.

When a valid EOP is detected receiver lock is released and the data rate clock resynchronizes to the static 12 MHz SOF clock.

Rev. 3.0, 03/01, page 302 of 390

The phase lock function is required regardless of the data rate, FS or LS, though timing requirements differ.

— EOP

A valid EOP is identified by the receiver by sampling a SE0 for three consecutive 48 MHz clock periods following by a J-state. This allows for an approximate minimum SE0 pulse width of 40 ns. A valid EOP is detected independent of the data rate phase lock due to its switching characteristics. The trailing J-state is also detected independent of the phase lock. A valid EOP should occur within the byte boundary following the last byte of the packet. In other words the data stream is captured and validated on byte boundaries until the EOP detected. If the CRC check failed at the last byte boundary, the EOP is considered false and the receiver connection is maintained until a valid EOP or 16 bit times of J-state is detected.

Rev. 3.0, 03/01, page 303 of 390

Bus Protocol

1) Non-Isochronous Transactions

Figure 18-15 shows the valid packet sequencing of a non-isochronous transfer.




Figure 18.15 Non-Isochronous Bus Transaction

2) Isochronous Transfers

Figure 18-16 shows the valid packet sequence of an isochronous transfer. An isochronous transfer is characterized by the lack of a handshake phase after a data phase. Note that a handshake is still permitted following the token phase, if a handshake condition is present which supersedes the data phase.




Figure 18.16 Isochronous Bus Transaction

3) Packet to Packet Timing

Table 18-15 summarizes the packet to packet timing parameters. These times do not account for receiver synchronization delays that may postpone the detection of bus events.

Table 18.15 Bus Time-out Periods

Parameter	Bit Times
Packet to Packet Delay	2
Response Delay	7.5
Response Time-out	16
Packet Error Time-out	16

Note: All bit times are relative to the device speed.

a) Back to Back Host Packets

During back to back host packets of the same transaction (e.g. token to data packet), a minimum of 2 idle bit times are required from the end of the EOP's SE0 to the SOP of the next packet. The bus is driven during this period,

b) Response Turnaround

After an IN data packet, the handshake packet is initiated within 1 bit time of the EOP detection. The EOP detection delay is TBD. The only valid handshake from the host is an ACK. If an error is detected, the host does not respond with any handshake.

c) Host Response Time-out

When waiting for a device to respond following a token or data packet, the transaction times out after 16 bit times plus the delay of the SOP detection delay. The SOP detection delay is TBD. A new transaction may begin after a total of 18 bit times. This is not expected to be achievable due to latencies of the transaction's retirement and retrieval of the next transaction.

d) Packet Error Time-out

When an incoming packet is rejected due to errors and the device expects a response, the next transaction cannot begin until the previous transaction has timed-out at the device. The minimum host delay from the end of the EOP's SE0 to the next SOP is a total of 18 bit times.

4) Frame Timing (SOF, EOF)

The frame is controlled by the Frame Manager which issues SOF requests each frame period. The SIE is further guaranteed to be idle when this request is generated by EOF timing marks which allow any bus activity that threatens to interfere with SOF request to be terminated. Table 18-16 summarizes the minimum USB EOF requirements and the value of *HcFmRemaining* at which they occur.

Parameter	HcFmRemaining	Description
EOF FS Start	47	Latest start time of a FS packet
EOF LS Start	184	Latest start time of a LS packet
EOF Rx Disable	41	Invalidate Rx packet beyond this time.

Table 18.16	SIE EOF	Timing	Requirements
14010 10110	DIL LOI	1	negun emento

If software improperly sets the **FSLargestDataPacket** field of the *HcFmInterval* register or *HcLSThreshold*, the transmitter may overrun the frame and miss the SOF event. As a hardware fail-safe, the SIE terminates any packet such packet with a 16 bit time J state to generate a bit stuff error and prevent a response.

5) Data Toggle Synchronization

The data toggle PIDs, DATA0 and DATA1, are the final check to ensure the device received a valid ACK handshake. The data packet receiver is responsible for maintaining data toggle bit synchronization. Therefore, the HC is required to correct the IN data toggle synchronization only, while the device corrects OUT data synchronization.

The data toggle state of any data packet is provided by the List Processor from the Endpoint and Transfer Descriptors. On an outgoing data packet, when an ACK is received the List Processor updates the data toggle state. For an incoming data packet, the SIE compares the PID with the data toggle state from the List Processor. If they match, the data is accepted, an ACK is returned, and the List Processor updates the data toggle state. If they do not match, the data is rejected and an ACK is returned (assuming no other errors), but the List Processor does not update the data toggle.

Isochronous transfers do not perform a data toggle state check and accept any Data0/1 PID.

6) False EOP

If an EOP is detected and the data stream resulted in a CRC error at the last full byte of data, the EOP is labeled a false EOP. An EOP is also considered false if it failed to reach the minimum packet size (through 2 CRC bytes for data packets or the PID for handshake packets): When a false EOP is detected, the packet connectivity remains until another EOP is detected. If after a false EOP no transitions occur for 16 bit times and the bus is in the idle state, the transaction is terminated and the next transaction may begin after another 2 bit times. Note that this is similar to a packet time-out after a packet error.

7) Packet Error

If an error is detected while receiving a packet, the transaction is retired with errors. When a bit stuff violation, PID check failure or undefined PID, or a CRC error is detected, the SIE waits 18 bit times after the EOP to allow the transaction to time-out at the device before another transaction is initiated.

An invalid PID is a PID, which is undefined by USB or is inappropriate within the predefined protocol of transaction PID packet sequences. A packet with an invalid PID is ignored.

8) Internal Buffer Errors

For general TDs the maximum packet size cannot exceed the internal 64 byte buffer. This guarantees an uninterrupted data transfer. For isochronous transfers the maximum packet size can be up to 1023. This results in the possibility of having an internal over/underrun condition in the buffer which interrupts the data transfer. On an OUT data packet, if an underrun occurs the packet is terminated with a 16 bit time J state resulting in a bit stuff violation. For an IN data packet, an overrun results in discarded data, but does not affect the processing of the bit stream. The packet is not acknowledge and will be retried, hopefully with better results.

9) Logical Buffer Errors

A logical buffer error occurs on an IN data packet when the expected number of bytes received does not match the expected number of bytes. If no other error is detected, the packet is acknowledged and the data accepted. The over or underrun condition is reported to the HCD.

10) Transaction Completion Status

Rev. 3.0, 03/01, page 307 of 390

When a transaction completes, the completion status is reported to the List Processor. The SIE can compile all error information to create the **CompletionCode** field for the TD writeback, but may be overridden by the List Processor. Table 18-17 shows the transaction status (nearly identical to the **CompletionCode**) definitions generated by the SIE to the List Processor. Table 18-18 and Table 18-19 show the prioritization of transaction status used by the SIE to create the encoding.

Completion Code	Definition	Description
0000	NoError	ACK handshake for general TD, Successful data packet transfer for isochronous TD.
0001	CRC	CRC Error detected in the received data packet.
0010	BITSTUFFING	Bit Stuff violation occurred in received packet.
0011	DATATOGGLEMISMATC	Data toggle state of the PID did not match in received data packet.
0100	STALL	STALL handshake received. Additionally, a NAK handshake following an isochronous IN token.
0101	DeviceNotRespondin g	Endpoint did not respond the token request and timed-out.
0110	PIDCHECKFAILURE	The PID check bits did not match in received packet.
0111	UNEXPECTEDPID	Received a PID which did not match the packet size or protocol or is not defined.
1000	DATAOVERRUN	Number of data bytes received exceeded the expected.
1001	DATAUNDERRUN	Number of data bytes received is less than expected
1010	Reserved	
1011	Reserved	
1100	BufferOverrun	Internal data buffer is full resulting in lost IN data.
1101	BufferUnderrun	Internal data buffer is empty resulting in bad OUT data.
1110	NOTACCESSED	Transaction aborted due to EOF.
1111	NOTACCESSED	NAK handshake received.

Table 18.17 SIE Completion Status

Rev. 3.0, 03/01, page 308 of 390

Table 18.18 IN Transaction Error Response

IN Transaction / Fdata Phase

EOF Violation	Packet Time-out	Packet Error	Buffer Overrun	Data Toggle Mismatch	NAK/ STALL	Data Overrun/ Underrun		Action
yes	-	-	-	-	-	-	1110	Retire transaction.
no	yes	-	-	-	-	-	0101	Retire transaction.
no	-	yes	-	-	-	-	0001 0010 0110 0111	Retire transaction.
no	-	no	yes	-	-	-	1100	Retire transaction.
No	-	no	no	yes	-	-	0011	Retire transaction. Return ACK handshake.
no	-	no	-	-	yes	-	0100 1111	Retire transaction.
no	-	no	no	no	-	yes	1000 1001	Retire transaction. Return ACK handshake
no	no	no	no	no	no	no	0000	Retire transaction. Return ACK handshake.

Table 18.19 OUT Transaction Error Response

OUT Transaction

Transaction Phase	EOF Violation	Packet Time-out	Packet Error	STALL/ NAK	Buffer Underrun	Status Code	Action
Data Phase	yes	-	-	-	-	1110	Retire transaction.
	no	-	-	-	yes	1101	Force Bit Stuff Error. Wait for Handshake response time-out.
Handshake Phase	yes	-	-	-	-	111x	Retire transaction.
	no	yes	-	-	-	0101	Retire transaction.
	no	no	yes	-	-	0001 0010 0110 0111	Retire transaction.
	no	no	no	yes	-	0100 1111	Retire transaction.
	no	no	no	no	-	0000	Retire transaction.

Rev. 3.0, 03/01, page 309 of 390

Root Hub

The Root Hub is a collection of ports which are individually controlled and a hub which maintains control/status over functions common to all ports. The typical command request interface to the hub is emulated by the HCD which communicates directly through the system bus (PCI) to the hub and port controls. The remainder of this section will divide the discussion into hub and port design responsibilities.

The Root Hub descriptor registers, *HcRhDescriptorA* and *HcRhDescriptorB*, are implemented R/W to allow multiple configuration with minimal changes to the current implementation.

Hub and port control and status are implemented through the *HcRhStatus* and *HcRhPortStatus* registers. Each port has its own *HcRhPortStatus* registers. A command structure is defined through these registers which software uses to control the hub and ports. By writing a '1' to bit locations specified in register description Sections. The following commands summarized in can be executed. The command behavior is discussed in the sections below

Command	Register	Description			
SetGlobalPower	HcRhStatus	Enable Power to all Ports connected to the global switch.			
ClearGlobalPower	HcRhStatus	Disable Power to all Ports connected to the global switch			
SetPortPower	HcRhPortStatus	Enable Power to Port			
ClearPortPower HcRhPortStatus		Disable Power to Port			
SetPortEnable	HcRhPortStatus	Enable Port			
ClearPortEnable	HcRhPortStatus	Disable Port			
SetPortSuspend	HcRhPortStatus	Selectively Suspend Port			
ClearPortSuspend	HcRhPortStatus	Selectively Resume Port			
SetPortReset	HcRhPortStatus	Enable Port Reset Signaling			

HITACHI

Table 18.20 Hub / Port Commands

Hub Control

The HC states defined in HC Register Summary section also reflect the hub state. For example, when the HC is suspended, USBSUSPEND, the Root Hub is suspended. When the HC is in USBRESUME, the hub generates the appropriate bus signaling. USBRESET resets the Root Hub. The following sections describe hub and bus related controls and status.

1) Power Switching

The hub controls power to the downstream ports. USB Host Controller implement global power control, which means that all port power status, **PortPowerStatus**, is controlled by **Set/ClearGlobalPower** commands. Individual port power switching as well as no power switching modes are also implemented. Table 18-21 shows the power switching configurations in the descriptor registers. The global power switch is connected to PWREN.

Table 18.21 Power Switching Configurations

Mode	NoPowerSwitching	PowerSwitchingMode	PortPowerControlMask
No Switching	1	-	-
Global Switching	0	0	-
Individual Port Switching	0	1	1
Global Switch in Individual Switching Mode	0	1	0

2) Over-Current Protection

Over-Current is reported on a global basis. Input pin OVRCUR is read directly through **OverCurrentIndicator** in *HcRhStatus*. Over-current mode is configured in *HcRhDescriptorA* by **NoOverCurrentProtection** and **OverCurrentProtectionMode**. When in individual over-current mode, OVRCUR status is reported through the **PortOverCurrentIndicator** in *HcRhPortStatus* for test purposes.

When an over-current condition occurs **OverCurrentIndicatorChange** is set and power is disabled. If port power is not switched (**NoPowerSwitch**), the port power status is not affected by an over-current condition.

3) Reset

When the HC is in the USBRESET state, the entire USB interface is reset. This includes the Root Hub and SIE logic. The only logic not affected by this reset is the Root Hub Descriptor registers which are configured by the system and not the HCD and, therefore, are reset only by the hardware reset (PCIRST#).

4) Suspend

When the HC is in the USBSUSPEND state, all control and status is unaffected. The HC will cease packet requests which effectively removes all bus activity through the hub and ports. USBSUSPEND also disables the USB 12 MHz clock.

5) Resume

When the HC is in USBRESUME, the resume signal, K-state, is broadcast to all enabled ports, but not selectively suspended ports. Signaling is maintained until the HC leaves USBRESUME. A trailing LS EOP is used to terminate the resume. After the Resume is removed, bus activity returns to normal.

6) Wakeup Events

If the HC is in USBSUSPEND, status changes in the hub or ports create wakeup conditions for the Root Hub and HC. A remote wakeup generates a **ResumeDetected** interrupt and a transition to the USBRESUME state. A remote wakeup is defined as follows.

- A K-state(resume) at an enabled port.

- A port connect/disconnect detection and DeviceRemoteWakeupEnable is set.

- A port resume is in progress at a selectively suspended port.

When the Root Hub forces a transition to USBRESUME state, the resulting bus activity is the same as that described in HC Register Summary section.

7) Low Speed EOP

The Root Hub must generate LS EOPs during normal operation with each SOF and after exiting USBRESUME to USBOPERATIONAL. The EOP is 16 FS bit times of SE0 and 8 FS bit times of the J-state.

The LS keep-alive EOP is initiated in parallel to the SOF transaction when the Frame Manager generates an SOF request. The pulse is guaranteed to complete prior to any attempted access to the LS device.

The resume LS EOP prevents any other bus activity from the SIE.

Port Control

The Port is responsible for all activity associated with driving and monitoring bus states. The HCD controls this behavior through the register command interface.

1) Connect/Disconnect

Ports are responsible for detecting when devices are attached and disconnected. A port must have power enabled before any bus state evaluation may occur. Thus, a port is always disconnected following a reset (not a port reset). An unconnected port is characterized by a SE0 bus state. A FS connection is characterized by a differential '1'. A LS connection is characterized by a differential '0'.

CurrentConnectStatus reports the connection state of the port. When the port is not driving the bus, a connect event is detected by non-SE0 state on the bus for 30 bit times (2.5 us). A disconnect event is a SE0 on the bus for 30 bit times. Each time an event is detected and **CurrentConnectStatus** changes, **ConnectStatusChange** is set. **LowSpeedDeviceAttached** is set if the connect state is LS when a connect event is detected. When a LS device is attached, the transmitted and received data bit stream is inverted (J=0,K=1). This allows all data to be processed through the SIE at the FS state definition.

If **DeviceRemoveable** is set for the port, which means not removable (yes, it is backwards), **CurrentConnectStatus** is always read a '1'. After power is enabled to the port or a hardware reset when no power switching is implemented, a connect event will be detected through the previously defined method resulting in **ConnectStatusChange** being set and

LowSpeedDeviceAttached being configured. A disconnect should never be detected by nature and does not need to be specifically prevented.

If the port is not connected when one of the following commands is received, the command is ignored and **ConnectStatusChange** is set. This causes software to re-evaluate

CurrentConnectStatus. These commands are not defined for a port which is not connected.

- SetPortEnable
- ClearPortEnable
- SetPortSuspend
- ClearPortSuspend
- SetPortReset

When a port is disconnected PortEnabledStatus and PortSuspendStatus are be cleared.

2) Reset

Individual ports may be reset by a **SetPortReset** command. The port sets **PortResetStatus** and generates a 10 ms reset (SE0). At the conclusion of the reset pulse, the port is enabled and **PortResetStatusChange** is set. **PortSuspendStatus** or **PortSuspendStatusChange** are also cleared by a **SetPortReset** command.

3) Enabled/Disabled

Once a device is connected, port behavior is defined by **PortEnableStatus**. The ports are individually enabled and disabled by the host. The port can never enable itself, but can be disabled when a port is active at EOF. While disabled the port does not propagate any upstream or downstream traffic. All upstream activity is ignored, except for a disconnect. While enabled the port propagates all Resume signaling, upstream packets, and downstream packets. If a LS device is connected downstream traffic is only enabled following a PRE (preamble) token.

4) Suspend/Resume

The port can be selectively suspended by issuing a **SetPortSuspend** command which sets **PortSuspendStatus**. While suspended the port does not propagate any downstream traffic. The port can be awakened by any of the following methods.

- A ClearPortSuspend command
- An upstream J to K transition
- A J to SE0 transition which results in a disconnect event (no resume)

When the port is resumed, the port drives the resume signal downstream for 20 ms followed by a LS EOP. The port waits an additional 3 ms during which it propagates all traffic and then sets **PortSuspendStatusChange** and clears **PortSuspendStatus**.

A disconnect event at a selectively suspended port does not generate a resume pulse. It sets **ConnectStatusChange** and clears **PortSuspendStatus**.

Rev. 3.0, 03/01, page 313 of 390

If the hub is suspended, i.e. USBSUSPEND, while the port is also suspended, the port does not respond to a USBRESUME transition. However, an upstream resume at the port forces a USBRESUME transition.

Interrupts

A Root Hub interrupt, **RootHubStatusChange**, is generated by setting any of the **XXXXChange** fields in the *HcRhStatus* and *HcRhPortStatus* registers. Writing the change bit to '1' clears the source of the interrupt.

Clock Generation

The USB interface is sourced by a 48 MHz clock which allows for a 4x data rate oversampling to maintain the receiver phase lock. This clock also sources all USB related clock rates (12 MHz and 1.5 MHz).

Static SOF Clock

As the USB system host, the system frame counter is maintained at a constant 1 ms interval. This requires a static 12 MHz clock. This is created by dividing down the 48 MHz internal clock source. The clock is enabled when the HC is not in the USBSUSPEND state.

Data Rate Clock

The SIE requires that the transmit and receive clocks operate at 12 and 1.5 MHz. During FS transmissions, the data rate clock is equivalent to the static 12 MHz SOF clock. When the SIE has a LS packet the data rate clock must be changed to 1.5 MHz following the preamble token. The 1.5 MHz data rate is maintained until the response packet is concluded, if expected.

When receiving data, the data rate clock must match that of the source. Working in conjunction with the phase lock circuitry, the data rate clock is adjusted to maintain a 1 to 1 ratio of data bits and data clocks. This will result in periodic adjustment of the internal 48 MHz clock periods to maintain synchronization with the data source. When the packet is complete the data rate clock is re-linked to the static 12 MHz clock discussed above. For more information on the data receiver see HC Register Summary section.

18.2.4 Power Management

At this time, USB Host Controller supports minimal system level power management features. Each system has its own requirements which makes it impossible to satisfy. The only power management feature implemented is the disabling of the USB clock generator in USBSUSPEND state. Additional power management features will require slight modifications.

The design supports PCICLK frequencies from 0 to 33 MHz. Synchronization between the PCI and USB clock domains is frequency independent.

Remote wakeup of USB is asynchronously implemented from the Ports to the PCI INTA#.

The design currently requires CLK48 to be operational at all times. If it is necessary to stop the 48 MHz clock the system design will require that the signal used to enable and disable the USB clock generators also be used to wake the 48 MHz clock source. Currently, the **RemoteWakeupConnected** and **RemoteWakeupEnable** bits in the *HcControl* register are <u>not</u> implemented. These bits may be implemented in conjunction with such an implementation to wake the clocking. Also, the OpenHCI 1.0 spec. description is incorrect in stating that this signal is associated with the **ResumeDetected** interrupt. It can be but is not limited to **ResumeDetected**, and is intended to be defined by the system wakeup requirements above OpenHCI (i.e. system event trigger, if necessary).

Rev. 3.0, 03/01, page 315 of 390

18.2.5 Register/Address Summary

OpenHCI Registers

Although USB Host Controller has a PCI interface, however the configuration cycle is not needed to perform on it. From the point of view of CPU, the access of these registers is transparent just like the memory access. The base address of HC registers is **0x1000B000**.

HC Register Summary

Offset	Register
00-03	HcRevision
04-07	HcControl
08-0B	HcCommandStatus
0C-0F	HcInterruptStatus
10-13	HcInterruptEnable
14-17	HcInterruptDisable
18-1B	НсНССА
1C-1F	HcPeriodCurrentED
20-23	HcControlHeadED
24-27	HcControlCurrentED
28-2B	HcBulkHeadED
2C-2F	HcBulkCurrentED
30-33	HcDoneHead
34-37	HcFmInterval
38-3B	HcFrameRemaining
3C-3F	HcFmNumber
40-43	HcPeriodicStart
44-47	HcLSThreshold
48-4B	HcRhDescriptorA
4C-4F	HcRhDescriptorB
50-53	HcRhStatus
54-57	HcRhPortStatus [1]
58-5C	HcRhPortStatus [2]

HcRevision

Register: HcRevision		ion	Offset: 00-03
Bits	Reset	R/W	Description
31 - 8	0h	-	Reserved. Read/Write 0's
7 - 0	10h	R	Revision
			Indicates the OpenHCI Specification revision number implemented by the Hardware. (X.Y = XYh)
			USB Host Controller supports the 1.0 specification.

Table 18.23 HcRevision Register

HcControl

Table 18.24 HcControl Register

Register	HcContro	ol	Offset: 04-07
Bits	Reset	R/W	Description
31 - 11	0h	-	Reserved. Read/Write 0's
10	0b	R/W	RemoteWakeupConnectedEnable
			If a remote wakeup signal is supported, this bit is used to enable that operation. Since there is no remote wakeup signal supported, this bit is ignored.
9	0b	R	RemoteWakeupConnected
			This bit indicated whether the HC supports a remote wakeup signal. This implementation does not support any such signal. The bit is hard-coded to '0.'
8	0b	R/W	InterruptRouting
			This bit is used for interrupt routing:
			0: Interrupts routed to normal interrupt mechanism (INT).
			1: Interrupts routed to SMI.
7 - 6	00b	R/W	HostControllerFunctionalState
			This field is used to set the Host Controller state. The state encodings are:
			00: USBRESET
			01: USBRESUME
			10: USBOPERATIONAL
			11: USBSUSPEND
			The Host Controller may force a state change from USBSUSPEND to USBRESUME after detecting resume signaling from a downstream port.
5	0b	R/W	BulkListEnable
			When set this bit enables processing of the Bulk list.
4	0b	R/W	ControlListEnable
			When set this bit enables processing of the Control list.
3	0b	R/W	IsochronousEnable
			When clear, this bit disables the Isochronous List when the Periodic List is enabled (so Interrupt EDs may be serviced). While processing the Periodic List, the Host Controller will check this bit when it finds an isochronous ED.

Register: HcControl		ol	Offset: 04-07	
Bits	Reset	R/W	Description	
2	0b	R/W	PeriodicListEnable	
			When set, this bit enables processing of the Periodic (interrupt and isochronous) list. The Host Controller checks this bit prior to attempting any periodic transfers in a frame.	
1 - 0	00b	R/W	ControlBulkServiceRatio	
			Specifies the number of Control Endpoints serviced for every Bulk Endpoint. Encoding is N-1 where N is the number of Control Endpoints (i.e. '00' = 1 Control Endpoint; '11' = 3 Control Endpoints)	

 Table 18.24
 HcControl Register (cont'd)

HccommandStatus

Table 18.25 HcCommandStatus Register

Register: HcCommandStatus			Offset: 08-0B
Bits	Reset	R/W	Description
31 - 18	0h	-	Reserved. Read/Write 0's
17 - 16	00b		ScheduleOverrunCount
			This field increments every time the SchedulingOverrun bit in HcInterruptStatus is set. The count wraps from '11' to '00.'
15 - 4	0h	-	Reserved. Read/Write 0's
3	0b	R/W	OwnershipChangeRequest
			When set by software, this bit sets the OwnershipChange field in HcInterruptStatus. The bit is cleared by software.
2	0b	R/W	BulkListFilled
			When set, this bit indicates there is an active ED on the Bulk List. The bit may be set by either software or the Host Controller. The bit is cleared by the Host Controller each time it begins processing the head of the Bulk List.
1	0b	R/W	ControlListFilled
			When set, this bit indicates there is an active ED on the Control List. The bit may be set by either software or the Host Controller. The bit is cleared by the Host Controller each time it begins processing the head of the Control List.
0	0b	R/W	HostControllerReset
			This bit is set to initiate a software reset. This bit is cleared by the Host Controller upon completion of the reset operation.

HcInterruptStatus

All bits are set by hardware and cleared by software.

Table 18.26	HcInterruptStatus R	legister
--------------------	---------------------	----------

Register: HcInterruptStatus			Offset: 0C-0F
Bits	Reset	R/W	Description
31	0h	-	Reserved. Read/Write 0's
30	0b	R/W	OwnershipChange
			This bit is set when the OwnershipChangeRequest bit of HcCommandStatus is set.
29 - 7	0h	-	Reserved. Read/Write 0's
6	0b	R/W	RootHubStatusChange
			This bit is set when the content of HcRhStatus or the content of any HcRhPortStatus register has changed.
5	0b	R/W	FrameNumberOverflow
			This bit is set when bit 15 of FrameNumber changes value from '0' to '1' or from '1' to '0.'
4	0b	R	UnrecoverableError
			This event is not implemented and is hard-coded to '0.' All writes are ignored.
3	0b	R/W	ResumeDetected
			This bit is set when the Host Controller detects resume signaling on a downstream port.
2	0b	R/W	StartOfFrame
			This bit is set when the Frame Management block signals a ?tart of Frame' event.
1	0b	R/W	WritebackDoneHead
			This bit is set after the Host Controller has written HcDoneHead to HccaDoneHead.
0	0b	R/W	SchedulingOverrun
			This bit is set when the List Processor determines a Schedule Overrun has occurred.

HcInterruptEnable

Writing a '1' to a bit in this register sets the corresponding bit, while writing a '0' to a bit leaves the bit unchanged.

Register: HcInterruptEnable			Offset: 10-13
Bits	Reset	R/W	Description
31	0b	R/W	MasterInterruptEnable
			This bit is a global interrupt enable. A write of '1' allows interrupts to be enabled via the specific enable bits listed above.
30	0b	R/W	OwnershipChangeEnable
			0: Ignore
			1: Enable interrupt generation due to Ownership Change.
29 - 7	0h	-	Reserved. Read/Write 0's
6	0b	R/W	RootHubStatusChangeEnable
			0: Ignore
			1: Enable interrupt generation due to Root Hub Status Change.
5	0b	R/W	FrameNumberOverflowEnable
			0: Ignore
			1: Enable interrupt generation due to Frame Number Overflow.
4	0b	R/W	UnrecoverableErrorEnable
			This event is not implemented. All writes to this bit will be ignored.
3	0b	R/W	ResumeDetectedEnable
			0: Ignore
			1: Enable interrupt generation due to Resume Detected.
2	0b	R/W	StartOfFrameEnable
			0: Ignore
			1: Enable interrupt generation due to Start of Frame.
1	0b	R/W	WritebackDoneHeadEnable
			0: Ignore
			1: Enable interrupt generation due to Writeback Done Head.
0	0b	R/W	SchedulingOverrunEnable
			0: Ignore
			1: Enable interrupt generation due to Scheduling Overrun.

Table 18.27 HcInterrutpEnable Register

HcInteruptDisable

Writing a '1' to a bit in this register clears the corresponding bit, while writing a '0' to a bit leaves the bit unchanged.

Register: HcInterruptDisable			Offset: 14-17
Bits	Reset	R/W	Description
31	0b	R/W	MasterInterruptEnable
			This bit is a global interrupt disable. A write of '1' disables all interrupts.
30	0b	R/W	OwnershipChangeEnable
			0: Ignore
			1: Disable interrupt generation due to Ownership Change.
29 - 7	0h	-	Reserved. Read/Write 0's
6	0b	R/W	RootHubStatusChangeEnable
			0: Ignore
			1: Disable interrupt generation due to Root Hub Status Change.
5	0b	R/W	FrameNumberOverflowEnable
			0: Ignore
			1: Disable interrupt generation due to Frame Number Overflow.
4	0b	R/W	UnrecoverableErrorEnable
			This event is not implemented. All writes to this bit will be ignored.
3	0b	R/W	ResumeDetectedEnable
			0: Ignore
			1: Disable interrupt generation due to Resume Detected.
2	0b	R/W	StartOfFrameEnable
			0: Ignore
			1: Disable interrupt generation due to Start of Frame.
1	0b	R/W	WritebackDoneHeadEnable
			0: Ignore
			1: Disable interrupt generation due to Writeback Done Head.
0	0b	R/W	SchedulingOverrunEnable
			0: Ignore
			1: Disable interrupt generation due to Scheduling Overrun.

Table 18.28 HcInterruptDisable Register

HcHCCA

Table 18.29 HcHCCA Register

Register: HcHCCA			Offset: 18-1B
Bits	Reset	R/W	Description
31 - 8	0h	R/W	HCCA
			Pointer to HCCA base address. (Within SRAM memory space)
7 - 0	0h	-	Reserved. Read/Write 0's

HcPeriodCurrntED

Table 18.30 HcPeriodCurrentED Register

Register: HcPeriodCurrentED			Offset: 1C-1F
Bits	Reset	R/W	Description
31 - 4	0h	R/W	PeriodCurrentED
			Pointer to the current Periodic List ED. (Within SRAM memory space)
3 - 0	0h	-	Reserved. Read/Write 0's

HcControlHeadED

Table 18.31 HcControlHeadED

Register: HcControlHeadED			Offset: 20-23
Bits	Reset	R/W	Description
31 - 4	0h	R/W	ControlHeadED
			Pointer to the Control List Head ED. (Within SRAM memory space)
3 - 0	0h	-	Reserved. Read/Write 0's

HcControlCurrentED

Table 18.32 HcControlCurrentED Register

Bits	Reset	R/W	Description
31 - 4	0h	R/W	ControlCurrentED
			Pointer to the current Control List ED. (Within SRAM memory space)
3 - 0	0h	-	Reserved. Read/Write 0's

Register: HcControlCurrentED Offset: 24-27

HcBulkHeadED

Table 18.33 HcBulkHeadED Register

Register: HcBulkHeadED			Offset: 28-2B
Bits	Reset	R/W	Description
31 - 4	0h	R/W	BulkHeadED
			Pointer to the Bulk List Head ED. (Within SRAM memory space)
3 - 0	0h	-	Reserved. Read/Write 0's

HcBulkCurrentED

Table 18.34 HcBulkCurrentED Register

Register: HcBulkCurrentED			Offset: 2C-2F
Bits	Reset	R/W	Description
31 - 4	0h	R/W	BulkCurrentED
			Pointer to the current Bulk List ED. (Within SRAM memory space)
3 - 0	0h	-	Reserved. Read/Write 0's

HcDoneHead

Register: HcDoneHead			Offset: 30-33
Bits	Reset	R/W	Description
31 - 4	0h	R/W	DoneHead
			Pointer to the current Done List Head ED. (Within SRAM memory space)
3 - 0	0h	-	Reserved. Read/Write 0's

Table 18.35 HcDoneHead Register

HcFmInterval

Table 18.36 HcFmInterval Register

Register: HcFmInterval			Offset: 34-37	
Bits	Reset	R/W	Description	
31			FrameIntervalToggle	
			This bit is toggled by HCD whenever it loads a new value into FrameInterval .	
30 - 16			FSLargestDataPacket	
			This field specifies a value which is loaded into the Largest Data Packet Counter at the beginning of each frame.	
15 - 14	0h	-	Reserved. Read/Write 0's	
13 - 0	2EDFh	R/W	FrameInterval	
			This field specifies the length of a frame as (bit times - 1). For 12,000 bit times in a frame, a value of 11,999 is stored here.	

Rev. 3.0, 03/01, page 325 of 390

HcFrameRemaining

Register: HcFrameRemaining			Offset: 38-3B
Bits	Reset	R/W	Description
31	0b	R	FrameRemainingToggle
			This bit is loaded with FrameIntervalToggle when FrameRemaining is loaded.
30 - 14	0h	-	Reserved. Read/Write 0's
13 - 0	0b	R	FrameRemaining
			This field is a 14 bit decrementing counter used to time a frame. When the Host Controller is in the UsBOPERATIONAL state the counter decrements each 12 MHz clock period. When the count reaches 0, the end of a frame has been reached. The counter reloads with FrameInterval at that time. In addition, the counter loads when the Host Controller transitions into USBOPERATIONAL.

Table 18.37 HcFrameRemaining Register

HcFmNumber

Table 18.38	HcFmNumberb	Register
--------------------	-------------	----------

Register: HcFmNumber			Offset: 3C-3F	
Bits	Reset	R/W	Description	
31 - 16	0h	-	Reserved. Read/Write 0's	
15 - 0	0b	R	FrameNumber	
			This field is a 16 bit incrementing counter. The count is incremented coincident with the loading of FrameRemaining . The count will roll over from ?FFFh' to '0h.'	

HcPeriodicStart

Register: HcPeriodicStart			Offset: 40-43	
Bits	Reset	R/W	Description	
31 - 14	0h	-	Reserved. Read/Write 0's	
13 - 0	0b	R/W	PeriodicStart	
			This field contains a value used by the List Processor to determine where in a frame the Periodic List processing must begin.	

HcLSThreshold

Register: HcLSThreshold			Offset: 44-47	
Bits	Reset	R/W	Description	
31 - 12	0h	-	Reserved. Read/Write 0's	
11 - 0	0b	R/W	LSThreshold	
			This field contains a value used by the Frame Management block to determine whether or not a low speed transaction can be started in the current frame.	

Table 18.40 HcLSThreshold Register

HcRhDescriptorA

This register is only reset by a power-on reset (PCIRST#). It is written during system initialization to configure the Root Hub. These bit should not be written during normal operation.

Register: HcRhDescriptorA			Offset: 48-4B
Bits	Reset	R/W	Description
31 - 24	01h	R/W	PowerOnToPowerGoodTime
			USB Host Controller power switching is effective within 2 ms. The field value is represented as the number of 2 ms intervals.
			Only bits [25:24] are implemented as R/W. The remaining bits are read only as '0'. It is not expected that these bits be written to anything other than 1h, but limited adjustment is provided. This field should be written to support the system implementation. This field should always be written to a non-zero value.
23 - 13	0h	-	Reserved. Read/Write 0's
12	0	R/W	NoOverCurrentProtection
			USB Host Controller implements global over-current reporting 0 = Over-current status is reported 1 = Over-current status is not reported
			This bit should be written to support the external system port over- current implementation.
11	0	R/W	OverCurrentProtectionMode
			USB Host Controller implements global over-current reporting 0 = Global Over-Current 1 = Individual Over-Current
			This bit is only valid when NoOverCurrentProtection is cleared. This bit should be written '0'.
10	0	R	DeviceType
			USB Host Controller is not a compound device.
9	0	R/W	NoPowerSwitching
			USB Host Controller implements global power switching. 0 = Ports are power switched. 1 = Ports are always powered on.
			This bit should be written to support the external system port power switching implementation.
8	0	R/W	PowerSwitchingMode
			USB Host Controller implements a global power switching mode. 0=Global Switching 1 = Individual Switching
			This bit is only valid when NoPowerSwitching is cleared. This bit should be written '0'.
7 - 0	02h	R	NumberDownstreamPorts
			USB Host Controller supports two downstream ports.

Table 18.41	HcRhDescriptorA	Register
--------------------	-----------------	----------

HcRhDescriptorB

This register is only rest by a power-on reset (PCIRST#). It is written during system initialization to configure the Root Hub. These bit should not be written during normal operation.

Register: HcRhDescriptorB			Offset: 4C-4F	
Bits	Reset	R/W	Description	
31 - 16	0000h	R/W	PortPowerControlMask	
			USB Host Controller implements global-power switching. This field is only valid if NoPowerSwitching is cleared and PowerSwitchingMode is set (individual port switching). When set, the port only responds to individual port power switching commands (Set/ClearPortPower). When cleared, the port only responds to global power switching commands (Set/ClearGlobalPower). 0 = Global power switching 1 = Individual port switching	
			Port Bit relationship 16 : Reserved 17 : Port 1 18 : Port 2	
			 31 : Port 15	
			Unimplemented ports are reserved, read/write '0'.	
15 - 0	0000h	R/W	DeviceRemoveable	
			USB Host Controller ports default to removable devices. 0 = Device removable 1 = Device not removable	
			Port Bit relationship 0 : Reserved 1 : Port 1 2 : Port 2	
			 15 : Port 15	
			Unimplemented ports are reserved, read/write '0'.	

Table 18.42 HcRhDescriptorB Register

HcRhStatus

This register is reset by the USBRESET state.

Table 18.43 HcRhStatus Register

Register: HcRhStatus			Offset: 50-53	
Bits	Reset	R/W	Description	
31	0	W	(write) ClearRemoteWakeupEnable	
			Writing a '1' to this bit clears DeviceRemoteWakeupEnable . Writing a '1' has no effect.	
30 - 18	0h	-	Reserved. Read/Write 0's	
17	0	R/W	OverCurrentIndicatorChange	
			This bit is set when OverCurrentIndicator changes. Writing a '1' clears this bit. Writing a '0' has no effect.	
16	0	R/W	(read) LocalPowerStatusChange	
			Not supported. Always read '0'.	
			(write) SetGlobalPower	
			Write a '1' issues a SetGlobalPower command to the ports. Writing a '0' has no effect.	
15	0	R/W	(read) DeviceRemoteWakeupEnable	
			This bit enables ports' ConnectStatusChange as a remote wakeup event. 0 = disabled 1 = enabled	
			(write) SetRemoteWakeupEnable	
			Writing a '1' sets DeviceRemoteWakeupEnable . Writing a '0' has no effect.	
14 - 2	0h	-	Reserved. Read/Write 0's	
1	-	R	OverCurrentIndicator	
			This bit reflects the state of the OVRCUR pin. This field is only valid if NoOverCurrentProtection and OverCurrentProtectionMode are cleared. 0 = No over-current condition 1 = Over-current condition	
0	0	R/W	(read) LocalPowerStatus	
			Not Supported. Always read '0'.	
			(write) ClearGlobalPower	
			Writing a '1' issues a ClearGlobalPower command to the ports. Writing a '0' has no effect.	

HcRhPortStatus[1:2]

This register is reset by the USBRESET state.

Table 18.44 HcRhPortStatus Register

Register:	HcRhPortS	status[1:2]	Offset: 54-57,58-5B	
Bits	Reset	R/W	Description	
31 - 21	0h	-	Reserved. Read/Write 0's	
20	0	R/W	PortResetStatusChange	
			This bit indicates that the port reset signal has completed. 0 = Port reset is not complete. 1 = Port reset is complete.	
19	0	R/W	PortOverCurrentIndicatorChange	
			This bit is set when OverCurrentIndicator changes. Writing a '1' clears this bit. Writing a '0' has no effect.	
18	0	R/W	PortSuspendStatusChange	
			This bit indicates the completion of the selective resume sequence for the port. 0 = Port is not resumed. 1 = Port resume is complete.	
17	0	R/W	PortEnableStatusChange	
			This bit indicates that the port has been disabled due to a hardware event (cleared PortEnableStatus). 0 = Port has not been disabled. 1 = PortEnableStatus has been cleared.	
16	0	R/W	ConnectStatusChange	
			This bit indicates a connection or disconnection event has been detected. Writing a '1' clears this bit. Writing a '0' has no effect. 0 = No connect/disconnect event. 1 = Hardware detection of connect/disconnect event.	
			Note: If Device Removeable is set, this bit is set only after a Root Hub reset to inform the system that the device is attached.	
15 - 10	0h	-	Reserved. Read/Write 0's	
9	0	R/W	(read) LowSpeedDeviceAttached	
			This bit defines the speed (and bud idle) of the attached device. It is only valid when CurrentConnectStatus is set. 0 = Full Speed device 1 = Low Speed device	
			(write) ClearPortPower	
			Writing a '1' clears PortPowerStatus. Writing a '0' has no effect	

Rev. 3.0, 03/01, page 331 of 390

Registe	r: HcRhPortS	Status[1:2]	Offset: 54-57,58-5B
Bits	Reset	R/W	Description
8	0	R/W	(read) PortPowerStatus
			This bit reflects the power state of the port regardless of the power switching mode. 0 = Port power is off. 1 = Port power is on.
			Note: If NoPowerSwitching is set, this bit is always read as '1'.
			(write) SetPortPower
			Writing a '1' sets PortPowerStatus. Writing a '0' has no effect.
7 - 5	0h	-	Reserved. Read/Write 0's
4	0	R/W	(read) PortResetStatus
			0 = Port reset signal is not active. 1 = Port reset signal is active.
			(write) SetPortReset
			Writing a '1' sets PortResetStatus. Writing a '0' has no effect.
3	0	R/W	(read) PortOverCurrentIndicator
			USB Host Controller supports global over-current reporting. This bit reflects the state of the OVRCUR pin dedicated to this port. This field is only valid if NoOverCurrentProtection is cleared and OverCurrentProtectionMode is set. 0 = No over-current condition 1 = Over-current condition
			(write) ClearPortSuspend
			Writing a '1' initiates the selective resume sequence for the port. Writing a '0' has no effect.
2	0	R/W	(read) PortSuspendStatus
			0 = Port is not suspended 1 = Port is selectively suspended
			(write) SetPortSuspend
			Writing a '1' sets PortSuspendStatus. Writing a '0' has no effect.
1	0	R/W	(read) PortEnableStatus
			0 = Port disabled. 1 = Port enabled.
			(write) SetPortEnable
			Writing a '1' sets PortEnableStatus. Writing a '0' has no effect.
0	0	R/W	(read) CurrentConnectStatus
			0 = No device connected. 1 = Device connected.
			Note: If DeviceRemoveable is set (not removable) this bit is always '1'.
			(write) ClearPortEnable
			Writing a '1' clears PortEnableStatus. Writing a '0' has no effect.

Section 19 A/D Converter

19.1 Overview

The controller includes a 10-bit successive-approximations A/D converter with a wide selection of up to four analog input channels.

19.1.1 Features

- A/D converter features are listed below:
- 10-bit resolution
- Four input channels
- High-speed conversion
- Conversion time: maximum 10µs per channel (with 1MHz peripheral clock)
- Two conversion modes are supported.
- Single mode: one channel A/D conversion
- Scan mode: continuos conversions are operated in cycles from one to four channels
- Four 16-bit data registers
- A/D conversion results are transferred for storage into data registers in correspondences to the selected channels.
- Sample-and- hold function
- A/D conversion can be triggered by internal timer 0
- A/D interrupt requested at the end of the conversion At the end of A/D conversion, an A/D end interrupt (ADI) can be requested
- Provides STANDBY mode to reduce Power Consumption

Rev. 3.0, 03/01, page 333 of 390




Figure 19.1 A/D Converter Block Diagram

19.1.3 Input Pins

Four analog input pins from AN0 to AN3 are provided. AVcc and AVss are the power supply pins and ground pin respectively for the analog circuits in the A/D converter.

Table 19.1 A/D Converter Pins

Pin Name	Abbreviation	I/O	Function
Analog power supply pin	AVcc	I	Analog power supply
Analog ground pin	AVss	I	Analog ground and reference voltage
Analog input pin 0	AN0 (TSMX)	I	Analog inputs
Analog input pin 1	AN1 (TSMY)		
Analog input pin 2	AN2 (TSPX)		
Analog input pin 3	AN3 (TSPY)	I	

19.1.4 Register Configuration

Table 19.2A/D Converter Registers

Address	Name	Abbreviation	R/W	Initial Value
H'1000E000	A/D data register A	ADDRA	R	H'0000
H'1000E002	A/D data register B	ADDRB	R	H'0000
H'1000E004	A/D data register C	ADDRC	R	H'0000
H'1000E006	A/D data register D	ADDRD	R	H'0000
H'1000E008	A/D control/status register	ADCSR	R/W	H'0000
H'1000E00A	A/D calibration sample control	ADCALCR	W	H'0000
H'1000E00C	A/D calibration data register	ADCAL	R	H'0000

19.2 Register Descriptions

19.2.1 A/D Data Registers A to D (ADDRA to ADDRD, ADCAL)

The five A/D data registers (ADDRA to ADDRD, ADCAL) are 16-bit read-only registers that store the results of A/D conversion.

An A/D conversion produces 10-bit data, which is transferred for storage into the A/D data register in correspondence to the selected channel. The lower 8 bits of the result are stored in the lower byte of the A/D data register. The upper 2 bits are stored in the upper byte. Bits 15 to 10 of an A/D data register are reserved bits that are always read 0. Table 19-3 below indicates the pairings of the analog input channels and A/D data registers.

The CPU can always read the A/D data registers.

The A/D data registers are initialized to H'0000 by a reset.

Bit	15	14	13	12	11	10	9	8
ADDRn (upper byte)	0	0	0	0	0	0	AD9	AD8
Initial Value	0	0	0	0	0	0	0	0
R/W	-	-	-	-	-	-	R	R
Bit	7	6	5	4	3	2	1	0
Bit ADDRn (lower byte)	7 AD7	6 AD6	5 AD5	4 AD4	3 AD3	2 AD2	1 AD1	0 AD0
ADDRn	-	-	-	-	-		-	
ADDRn (lower byte)	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0

Table 19.3 Analog Input Channels and A/D Data Registers

Analog Input Channel (Value)	A/D Data Register
ANO	ADDRAX
AN1	ADDRBX
AN2	ADDRCX
AN3	ADDRDX
1/2VDD (1/2 x 3.3 Volt)	ADCAL

19.2.2 A/D Control/Status Register (ADCSR)

ADCSR is a 16-bit readable/writable register that selects the mode and controls the A/D converter. ADCSR is initialized to H'0000 by a reset and is in STANDBY mode.

Bit	7	6	5	4	3	2	1	0
Bit Name	ADF*	ADST	ADIS*	TRGE	ADIE	SCAN	CH1	CH0
Initial Value	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

*NOTE: Only 0 can be written to clear the flag bits.

Bit	Description	Default
7	A/D End Flag (ADF): Indicates the end of A/D conversion. When set to 1: In Single mode, A/D conversion ends. In Scan mode, A/D conversion ends in all selected channels. When set to 0: Cleared by reading ADF while ADF = 1, then writing 0 in ADF.	0
6	A/D Start (ADST): Starts or stops A/D conversion. The ADST bit value remains at 1 during A/D conversion. It can also be set to 1 by external trigger input at the ADTRG pin. When set to 1: In Single mode, A/D conversion starts; ADST is automatically cleared to 0 when conversion ends. In Scan mode, A/D conversion starts and continues, cycling among the selected channels, until ADST is cleared to 0 by software, or by a reset, or by switching to STANDBY mode.	0
5	Interrupt Status (ADIS): Indicates the status of A/D interrupt request. When the bit is 1, interrupt request is active. When the bit is 0, interrupt request is inactive. If software writes 0 to this bit, it can disable the interrupt request.	
4	Trigger Enable (TRGE): Enables or disable external triggering of A/D conversion. When set to 1, A/D conversion starts at the falling edge of the external trigger signal (ADTRG). When set to 0, A/D conversion cannot be externally triggered.	0
3	A/D Interrupt Enable (ADIE): Enables or disables the interrupt (ADI) requested at the end of an A/D conversion. When this bit is set to 1, A/D end interrupt request (ADI) is enabled. When this bit is set to 0, A/D end interrupt request (ADI) is disabled.	0
2	Scan Mode (SCAN): Selects single mode or scan mode. For further information on the operation of these modes, see section 19.3 Operation on page 331. Clear the ADST bit to 0 before switching the conversion mode. When this bit is set to 1 is Scan mode. Set this bit to 0 to enter Single mode.	0
1 - 0	Channel Select 1 and 0 (CH1 and CH0): These bits and the SCAN bit select the analog input channels. Clear the ADST bit to 0 before changing the selected channel.	0

19.2.3 A/D Calibration Sample Control Register (ADCALCR)

ADCALCR is a 16-bit write-only register that enables A/D calibration sample conversion. When the calibration sample is enabled, the A/D conversion produces 10-bit data which corresponds to the calibration analog value ($\frac{1}{2}$ VDD = $\frac{1}{2}$ x 3.3 Volt). The 10-bit data will be stored into ADCAL register.

The A/D conversion software can take the advantage of the disparity between the data and the golden value to calibrate the influence of the semiconductor process. The procedure will enhance the accuracy of the sample conversion described below:

Bit	7	6	5	4	3	2	1	0
Bit Name	-	-	-	-	-	-	-	CAL
Initial Value	0	0	0	0	0	0	0	0
R/W	-	-	-	-	-	-	-	W

Bit	Description	Default
0	Calibration enable (CAL): Enables or disables calibration sample conversion. When set to 1, A/D conversion starts sampling the internal calibration analog value (½ VDD). The converted 10-bit data will be stored into ADCAL register. When the conversion ends, CAL is automatically cleared to 0.	

19.3 Operation

The A/D converter operates by successive approximations with 10-bit resolution. It has two operating modes: single mode and scan mode.

19.3.1 Single Mode (SCAN = 0)

Single mode should be selected when only one A/D conversion in one channel is required. The A/D conversion starts when the ADST bit is set to 1 by software, or by external trigger input. The ADST bit value remains at 1 during the A/D conversion and is automatically cleared to 0 when the conversion ends.

When the conversion ends, the ADF bit is set to 1. If the ADIE bit is also set to 1, an ADI interrupt is requested at this time. To clear the ADF flag to 0, first read ADCSR, then write 0 in ADF.

When the mode or analog input channel must be switched during the analog conversion, to prevent incorrect operation, first clear the ADST bit to 0 in ADCSR to halt A/D conversion. After making the required changes, set the ADST bit to 1 to start A/D conversion again. The ADST bit can be set at the same time when the mode or channel is being changed.

Typical operations when channel 1 (AN1) is selected in single mode are described next.

Figure 19-2 shows a timing diagram for this example.

- 1. Single mode is selected (SCAN = 0), input channel AN1 is selected (CH1= 0, CH0 = 1), the A/D interrupt is enabled (ADIE = 1), and A/D conversion is started (ADST = 1).
- 2. When A/D conversion is completed, the result is transferred into ADDRB. At the same time when the ADF flag is set to 1, the ADST bit is cleared to 0, and the A/D converter becomes idle.
- 3. Since ADF = 1 and ADIE = 1, an ADI interrupt is requested.
- 4. The A/D interrupt handling routine starts.
- 5. The routine reads ADCSR, then writes 0 in the ADF flag, and writes 0 in ADIS flag to reset interrupt.
- 6. The routine reads and processes the conversion result (ADDRB).

The execution of the A/D interrupt handling routine ends. After that, if the ADST bit is set to 1, A/D conversion starts again and steps 2 to 6 are repeated.

Rev. 3.0, 03/01, page 339 of 390




Figure 19.2 Example of A/D Converter Operation (Single Mode, Channel 1 Selected)

19.3.2 Scan Mode (SCAN = 1)

Scan mode is useful for monitoring analog inputs of one or more channels. When the ADST bit is set to 1 by software or external trigger input, A/D conversion starts on the first channel (AN0). When two or more channels are selected, the conversion of the second channel (AN1) starts immediately after the first channel finishes the conversion. The A/D conversion continues in cycles on the selected channels until the ADST bit is cleared to 0. The conversion results are transferred for storage into the A/D data registers in correspondences with the selected channels.

When the mode or analog input channel selection must be changed during analog conversion, to prevent incorrect operation, first clear the ADST bit to 0 in ADCSR to halt A/D conversion. After making the necessary changes, set the ADST bit to 1. The A/D conversion will then start again from the first channel. The ADST bit can be set at the same time when the mode or channel selection is changed.

Typical operations when three channels (AN0 to AN2) are selected in scan mode are described next. Figure 19-3 shows a timing diagram for this example.

- 1. Scan mode is selected (SCAN = 1), analog input channels AN0 to AN2 are selected (CH1 = 1, CH0 = 0), and A/D conversion is started (ADST = 1).
- 2. When A/D conversion of the first channel (AN0) is completed, the conversion result is transferred into ADDRA. Next, conversion of the second channel (AN1) starts automatically.
- 3. Conversion proceeds in the same way through the third channel (AN2).
- 4. When conversion of all selected channels (AN0 to AN2) is completed, the ADF flag is set to 1 and conversion of the first channel (AN0) starts again. If the ADIE bit is set to 1, an ADI interrupt is requested at this time.

Steps 2 to 4 are repeated as long as the ADST bit value remains at 1. When the ADST bit is cleared to 0, A/D conversion stops. After that, if the ADST bit is set to 1, A/D conversion starts again from the first channel (AN0).

CH1	CH0	ANn
0	0	ANO
0	1	AN0 to AN1
1	0	AN0 to AN2
1	1	AN0 to AN3

ADCSR (SCAN = 1)




Figure 19.3 Example of A/D Converter Operation (Scan Mode, Channels AN0 to AN2 Selected)

Rev. 3.0, 03/01, page 342 of 390

19.3.3 Input Sampling and A/D Conversion Time

The A/D converter has a built-in sample-and-hold circuit. The A/D converter samples the analog input at a time t_D after the ADST bit is set to 1, then starts the conversion. Figure 19-4 shows the A/D conversion timing. Table 19-4 on the next page indicates the A/D conversion time.

As indicated in figure 19-4 below, the A/D conversion time includes t_D and the input sampling time. The length of t_D varies depending on the timing of the write access to ADCSR. The total conversion time therefore varies within the ranges indicated in table 19-4.

In scan mode, the values given in table 19-4 are applied to the first conversion. In the second and subsequent conversions, the conversion time is the same as the first conversion time.




Figure 19.4 A/D Conversion Timing

	× ð	,	• · ·		
		Symbol	Min	Тур	Max
Synchronization delay		t _D	0.5	-	1.2
Input sampling time		T _{SPL}	-	2.8	-
A/D conversion time		T _{CONV}	-	-	10

Table 19.4 A/D Conversion Time (Single Mode) unit: µs

19.3.4 A/D External Trigger Input Timing

A/D conversion can be externally triggered. When the TRGE bit is set to 1 in ADCR, the external trigger input is enabled by TMOUT#. A high-to-low transition at the TMOUT# sets the ADST bit of ADCSR to 1, and starts A/D conversion. Other operation, in both single and scan modes, are the same as if the ADST bit had been set to 1 by software. Figure 19-5 shows the timing.




Figure 19.5 External Trigger Input Timing

19.4 Interrupts

The A/D converter generates an interrupt (ADI) at the end of A/D conversion. The ADI interrupt request can be enabled or disabled by the ADIE bit in ADCSR.

19.5 Usage Notes

When using the A/D converter, note the following points:

Analog Input Voltage Range: During A/D conversion, the voltages input to the analog input pins ANn should be in the range $0 \le ANn \le 3.3V$. (n = 0 to 3)

AVcc and AVss Input Voltages: AVss should have the following value: AVss = Vss.

If the A/D converter is not used, the values should be AVcc = Vss and AVss = Vss.

19.6 A/D Conversion Characteristics

Table 19-5 lists the A/D conversion characteristics.

Table 19.5 A/D Conversion Characteristics

 $(Vcc = 5 \pm 0.5V, AVcc = 5 \pm 0.5V, Ta = -20 \text{ to } 75 \text{ }^{\circ}C)$

Item	Min	Тур	Max	Unit
Resolution	10	10	10	bits
Conversion time	-	-	10	μs
Analog input capacitance	-	-	20	pF
Permissible signal-source impedance	-	-	5	KΩ
Non-linearity error	-	-	±3.0	LSB
Offset error	-	-	±2.0	LSB
Full-scale error	-	-	±2.0	LSB
Quantization error	-	-	±0.5	LSB
Absolute accuracy	-	-	±4.0	LSB

Rev. 3.0, 03/01, page 345 of 390

19.7 Analog Input Pin Characteristics




Figure 19.6 Analog Input Pin RC Equivalent Circuit

Table 19.6 Analog Input Pin Characteristics

Item	Min.	Max.	Unit
Analog Input Capacitance	-	5	pF
Analog Input Impedance	-	1	KΩ

Section 20 Electrical Characteristics (VCC =3.3V±0.3V, VCCA, VCCB, VCC5=5.0V±0.5V, Ta=0°C to 70°C, unit : ns)

20.1 DC Electrical Characteristics

Absolute Maximum Ratings*

٠	Applied Voltage of VCC0.3V to +4.6V
•	Applied Voltage of VCC50.3V to +7.0V
•	Applied Voltage of VCCA and VCCB0.3V to +7.0V
٠	Input Voltage (Except Printer Port Interface)0.3V to VCC +0.3V
٠	Input Voltage of Printer Port Interface0.3V to VCC5 +0.3V
•	Tcase
•	Storage Temperature55°C to +125°C

*Comments: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to this device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied, and exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Items		Symbol	Min.	Тур.	Max.	Unit	Measurement Condition
Power supply voltage		VCC	3.0	3.3	3.6	V	
		VCCA,B	3.0	3.3	3.6	V	For 3.3V operation
		VCCA,B	4.5	5.0	5.5	V	For 5V operation
		AVCC	3.0	3.3	3.6	V	
Current	Normal operation	ICC	-	50	100	mA	
	Standby mode	ICC	-	-	70	μA	At Ta=25°C
		ICCA,B	-	-	6	_	

Parameter	Min.	Тур.	Max.	Conditions
erface				
Input Low Voltage	- 0.3V		VCC x 0.2	VCC=3.0 ~ 3.6V
Input High Voltage	VCC x 0.7		VCC+ 0.3V	VCC=3.0 ~ 3.6V
Output Low Voltage			0.5	I _{oL} = -2mA
Output High Voltage	2.4			I _{он} = 2mA
Input Low Current	-10μA	1μA		V _{IL} = V _{SS}
				no pull-up or pull-down
Input High Current		1μA	10μΑ	V _⊪ = VCC
				no pull-up or pull-down
Tri-state Leakage Current		1μΑ	10μΑ	
Input Capacitance		5pF		
Output Capacitance		5 pF		
Bi-directional Buffer		5 pF		
face				
Input Low Voltage	- 0.3V		VCC5 x 0.2	VCC5=4.5V ~ 5.5V
Input High Voltage	VCC5 x 0.7		VCC5+ 0.3V	VCC5=4.5V ~ 5.5V
Output Low Voltage			0.5	I _{oL} = -2mA
Output High Voltage	2.4			I _{он} = 2mA
Input Low Current	-10µA	1μΑ		V _{IL} = V _{SS}
				no pull-up or pull-down
Input High Current		1μΑ	10μΑ	V _{IH} = VCC5
				no pull-up or pull-down
Tri-state Leakage Current		1μΑ	10μΑ	
Input Capacitance		5pF		
Output Capacitance		5 pF		
Bi-directional Buffer		5 pF		
	Input High Voltage Output Low Voltage Output High Voltage Input Low Current Input High Current Tri-state Leakage Current Input Capacitance Output Capacitance Bi-directional Buffer face Input Low Voltage Input High Voltage Output Low Voltage Output High Voltage Input High Voltage Input High Current Input High Current Input High Current Input High Current Input Capacitance Output Capacitance	erfaceInput Low Voltage- 0.3VInput High VoltageVCC x 0.7Output Low Voltage2.4Output Low Current-10μAInput Low Current-10μAInput High Current-10μATri-state Leakage Current-Output Capacitance-Output Low Voltage- 0.3VInput Low Voltage- 0.3VInput Low Voltage- 0.3VInput High Voltage- 0.3VInput High Voltage- 0.3VInput High Voltage- 0.3VInput High Voltage- 10μAInput High Voltage- 10μAInput High Voltage- 10μAInput High Current-10μAInput High Current-10μAInput High Current-10μAInput High Current-10μAInput Capacitance-Output Capacitance-Output Capacitance-Output Capacitance-	PerfaceInput Low Voltage- 0.3VInput High VoltageVCC x 0.7Output Low Voltage- 0.3VOutput High Voltage2.4Input Low Current-10µA1µAInput High Current1µATri-state Leakage1µACurrent5pFOutput Capacitance5 pFBi-directional Buffer5 pFFace5 pFInput High Voltage- 0.3VInput Low Voltage- 0.3VInput Low Voltage- 0.3VInput High Voltage2.4Input High Voltage2.4Input High Voltage2.4Input High Voltage1µAInput High Voltage1µAInput High Voltage1µAInput High Current-10µAInput High Current-10µAInput High Current1µAInput Capacitance5 pFOutput Capacitance5 pFOutput Capacitance5 pFOutput Capacitance5 pF	Input Low Voltage $-0.3V$ VCC x 0.2Input High Voltage $VCC x 0.7$ $VCC + 0.3V$ Output Low Voltage 0.5 0.5 Output High Voltage 2.4 $1\muA$ Input Low Current $-10\muA$ $1\muA$ Input High Current $1\muA$ $10\muA$ Tri-state Leakage $1\muA$ $10\muA$ Current $1\muA$ $10\muA$ Input Capacitance $5pF$ Output Capacitance $5 pF$ Bi-directional Buffer $5 pF$ Face $VCC5 x 0.7$ Input High Voltage 0.5 Output Low Voltage 0.5 Output High Voltage 0.5 Output High Voltage 0.5 Output High Voltage 0.5 Output High Voltage 0.5 Input High Current $-10\muA$ $1\muA$ Input High Current $1\muA$ $10\muA$ Tri-state Leakage $1\muA$ $10\muA$ Tri-state Leakage $5 pF$ Output Capacitance $5pF$ Output Capacitance $5pF$

 Table 20.1
 DC Electrical Characteristics (Ta=0°C to 70°C) [cont'd]

Rev. 3.0, 03/01, page 348 of 390

20.2 AC Characteristics

Symbol	Parameter	Min.	Max	Comment
t _{BSD}	BS# delay time	3	-	Figure 20.1
t _{BSS}	BS# setup time	7	-	Figure 20.1
t _{BSH}	BS# hold time	0	-	Figure 20.1
t _{cs4s}	CS4# setup time	7	-	Figure 20.1
t _{AS}	Address setup time	5	-	Figure 20.1
t _{RWS}	RDWR# setup time	5	-	Figure 20.1
t _{wes}	Write enable setup time	5	-	Figure 20.1
t _{wtD1HS}	RDY#/WAIT# delay time 1 (High Speed)	6	10	Figure 20.1
t _{wtD1LS}	RDY#/WAIT# delay time 1 (Low Speed)	6	20	Figure 20.1
t _{wtd2HS}	RDY#/WAIT# delay time 2 (High Speed)	8	13	Figure 20.1
t _{wtd2LS}	RDY#/WAIT# delay time 2 (Low Speed)	8	30	Figure 20.1
t _{wDS}	Write data setup time	5	-	Figure 20.1
t _{wDH}	Write data hold time	0	-	Figure 20.1
t _{RSS}	RD# setup time	5	-	Figure 20.2
t _{RDD1}	Read data delay time 1	-	30	Figure 20.2
t _{RDD2}	Read data delay time 2	-	25	Figure 20.2

Table 20.2 CPU Interface AC Timing Spec. (unit : ns)

Table 20.3 Crystal/Oscillator and PLL Settle AC Timing Spec. (unit : ms)

Symbol	Parameter	Min.	Max	Comment
t _{osc}	Oscillator stablization time	-	15	Figure 20.3
t _{PLL}	PLL stablization time	-	5	Figure 20.3
t _{PORST}	Power On Reset Output time	-	10	Figure 20.3

Table 20.4 GPIO AC Timing Spec. (unit : ns)

Symbol	Parameter	Min.	Max	Comment
t _{PxQDF}	Pxn* to IRQ0# delay time (falling trigger)	-	16	Figure 20.4
t _{PxQDR}	Pxn* to IRQ0# delay time (rising trigger)	-	16	Figure 20.5
NO DAT		DEA		

*: Pxn: PA7 – PA0, PB7 – PB0, PC7– PC0, PD7 – PD0, PE7 – PE0.

Symbol	Parameter	Min.	Max	Comment
t _{TM0D1}	PB0/TMO0# delay time 1	-	20	Figure 20.6
t _{TM0D2}	PB0/TMO0# delay time 2	-	20	Figure 20.6
t _{TM1D1}	PB1/TMO1# delay time 1	-	20	Figure 20.7
t _{TM1D2}	PB1/TMO1# delay time 2	-	20	Figure 20.7
t _{TMQD1}	IRQ0# delay time 1	-	28	Figure 20.6, Figure 20.7
t _{TMQD2}	IRQ0# delay time 2	-	28	Figure 20.6, Figure 20.7
t _{DREQD}	DREQ0#, DREQ1# delay time	-	17	Figure 20.8

Table 20.5 I/O Port Interrupt AC Timing Spec. (unit : ns)

Table 20.6 PCMCIA AC Timing Spec. (unit : ns)

Symbol	Parameter	Min.	Мах	Comment
t _{AD}	Address Delay to CPU Address	-	12	Figure 20.9, Figure 20.10
t _{csd}	Card Enable Delay to CPU Card Enable	-	11	Figure 20.9, Figure 20.10
t _{RSD}	Read Strobe Delay to CPU Read Strobe	-	11	Figure 20.10
t _{wed}	Write Enable Delay to CPU Write Enable	-	12	Figure 20.10
t _{wdd}	Write Data Delay to CPU Write Data Delay	-	14	Figure 20.9, Figure 20.10
t _{ICRSD}	IO Read Strobe Delay to CPU IO Read Strobe Delay	-	11	Figure 20.9
t _{ICWSD}	IO Write Strobe Delay to CPU IO Write Enable Delay	-	11	Figure 20.8

Table 20.7 UART AC Timing Spec. (unit : ns)

Symbol	Parameter	Min.	Max	Comment
t _{URDTRD1}	UART DTR0# delay time 1	-	45	Figure 20.11
t _{URDTRD1}	UART RTS0# delay time 1	-	45	Figure 20.11
t _{URDTRD2}	UART DTR0# delay time 2	-	45	Figure 20.11
t _{URDTRD2}	UART RTS0# delay time 2	-	45	Figure 20.11
	Delay from stop bit (RXD0) to set IRQ0#	-	26*	Figure 20.12
*unit avala	time: (LICK evelo time 26) / 4. For example, if LICK	Colock froguo	novic 10	MUz the unit

*unit cycle time: (UCK cycle time 26) / 4. For example, if UCK clock frequency is 12 MHz, the unit cycle time is 556 ns.

Symbol	Parameter	Min.	Max	Comment
t _{PPIRQD1}	Delay from ACK# asserted to IRQ0# asserted	-	100	Figure 20.13
t _{PPIRQD2}	Delay from ACK# deasserted to IRQ0# deasserted	-	100	Figure 20.13
t _{PPSLIND1}	SLIN# deassert to BUSY asserted (EPP write address cycle)	65	460	Figure 20.14
t _{PPSLIND1}	AFD# deassert to BUSY asserted (EPP write data cycle)	65	460	Figure 20.14
t _{PPSLIND2}	SLIN # deassert to BUSY asserted (EPP read data cycle)	65	460	Figure 20.15
t _{PPSLIND2}	AFD# deassert to BUSY asserted (EPP read data cycle)	65	460	Figure 20.15
t _{PPSTBD1}	STB# asserted to BUSY deasserted (forward)	-	750	Figure 20.16
t _{PPSTBD2}	STB# deasserted to BUSY asserted (forward)	-	900	Figure 20.16
t _{PPAFDD1}	AFD# asserted to BUSY asserted (backward)	-	1100	Figure 20.17
t _{PPAFDD2}	AFD# deasserted to ACK# deasserted (backward)	-	800	Figure 20.17

Table 20.8 Parallel Port AC Timing Spec. (unit : ns)

Table 20.9 SCDI AC Timing Spec. (unit : ns)

Symbol	Parameter	Min.	Max	Comment
t _{RST_LOW}	ACRST# Active Low Pulse Width	1000	-	Figure 20.19
t _{syn_HIGH}	SIBSYNC Active HIGH Pulse Width	1000	-	Figure 20.20
t _{SYNCD1}	SIBSYNC Delay Time 1	-	15	Figure 20.21
t _{SYNCD2}	SIBSYNC Delay Time 2	-	15	Figure 20.21
t _{sdoutd}	SIBDOUT Delay Time	-	15	Figure 20.21
t _{DREQ1D1}	DREQ1# Delay Time 1	-	15	Figure 20.18
t _{DREQ1D2}	DREQ1# Delay Time 2	-	15	Figure 20.18
t _{sdinsu}	SIBDIN Setup Time	10	-	Figure 20.21
t _{sdinhd}	SIBDIN Hold Time	10	-	Figure 20.21

Rev. 3.0, 03/01, page 351 of 390

Symbol	Parameter	Min.	Мах	Comment
t _{MCKCYC}	MCLKO Period	300	-	Figure 20.22
t _{MCKL}	MCLKO Width Low	130	-	Figure 20.22
t _{мскн}	MCLKO Width High	130	-	Figure 20.22
t _{MCKF}	MCLKO Falling Time	-	20	Figure 20.22
t _{MCKR}	MCLKO Rising Time	-	20	Figure 20.22
t _{FSS}	FS setup Time	100	-	Figure 20.22
t _{FSH}	FS hold Time	100	-	Figure 20.22
t _{RXS}	DIN setup Time	50	-	Figure 20.22
t _{RXH}	DIN hold Time	50	-	Figure 20.22
t _{TXD}	DOUT Delay Time	-	50	Figure 20.22

Table 20.10 AFE Interface AC Timing Spec. (unit : ns)

Table 20.11 KBC AC Timing Spec. (unit : ns)

Symbol	Parameter	Min.	Max	Comment
t _{iord}	XIOR# Delay to KBCS#	40	-	Figure 20.23
t _{RCSD}	KBCS# Delay to XIOR#	40	-	Figure 20.23
t _{iorpw}	XIOR# pulse width	240	-	Figure 20.23
t _{IOWD}	XIOW# Delay to KBCS#	40	-	Figure 20.23
t _{wcsd}	KBCS# Delay to XIOW#	40	-	Figure 20.23
t _{IOWPW}	XIOW# pulse width	120	-	Figure 20.24

Table 20.12 USB Host AC Timing Spec. (unit : ns)

Symbol	Parameter	Min.	Max	Comment
t _{otp}	USB over-current to power enable	-	250	Figure 20.25

Table 20.13 AFECK clock input AC Timing Spec. (PLL1 : bypass) (unit : ns)

Symbol	Parameter	Min	Тур	Мах	Comment
t _{ACKcyc}	AFECK clock input cycle time	26	27.174	28	Figure 20.26
t _{ACKH}	AFECK clock input high level pulse width	8		-	Figure 20.26
t _{ACKL}	AFECK clock input low level pulse width	8		-	Figure 20.26
t _{ACKr}	AFECK clock input rise time	-		4	Figure 20.26
t _{ACKf}	AFECK clock input fall time	-		4	Figure 20.26

Symbol	Parameter	Min	Тур	Мах	Comment
t _{ACKcyc}	AFECK clock input cycle time	80	81.38	83	Figure 20.26
t _{ACKH}	AFECK clock input high level pulse width	34		-	Figure 20.26
t _{ACKL}	AFECK clock input low level pulse width	34		-	Figure 20.26
t _{ACKr}	AFECK clock input rise time	-		4	Figure 20.26
t _{ACKf}	AFECK clock input fall time	-		4	Figure 20.26

Table 20.14 AFECK clock input AC Timing Spec. (PLL1 : operating) (unit : ns)


Table 20.15 UCK clock input AC Timing Spec. (PLL2 : bypass) (unit : ns)

Symbol	Parameter	Min	Тур	Max	Comment
t _{UCKeye}	UCK clock input cycle time	19	20.83	22	Figure 20.27
t _{ucкн}	UCK clock input high level pulse width	5		-	Figure 20.27
t _{uckl}	UCK clock input low level pulse width	5		-	Figure 20.27
t _{uckr}	UCK clock input rise time	-		4	Figure 20.27
t _{uckf}	UCK clock input fall time	-		4	Figure 20.27

Table 20.16 UCK clock input AC Timing Spec. (PLL2 : operating) (unit : ns)

Symbol	Parameter	Min	Тур	Мах	Comment
t _{UCKcyc}	UCK clock input cycle time	81	83.33	85	Figure 20.27
t _{UCKH}	UCK clock input high level pulse width	35		-	Figure 20.27
t _{UCKL}	UCK clock input low level pulse width	35		-	Figure 20.27
t _{UCKr}	UCK clock input rise time	-		4	Figure 20.27
t _{UCKf}	UCK clock input fall time	-		4	Figure 20.27

Rev. 3.0, 03/01, page 353 of 390








Figure 20.2 CPU Read Cycle Timing Diagram

Rev. 3.0, 03/01, page 354 of 390




Figure 20.3 Crystal/Oscillator and PLL Settle Timing Diagrams




Figure 20.4 I/O Port Interrupt Timing (Falling Edge Trigger)

Rev. 3.0, 03/01, page 355 of 390





Figure 20.5 I/O Port Interrupt Timing (Rising Edge Trigger)








Figure 20.7 IRQ0#/TMO1# Timing For Timer




Figure 20.8 DREQ0# / DREQ1# Timing







Figure 20.9 PCMCIA I/O Bus Cycle (NO Wait)


Rev. 3.0, 03/01, page 357 of 390























Figure 20.14 EPP Address or Data Write Timing













Figure 20.17 ECP Parallel Port Backward Timing








Figure 20.19 Cold Reset Timing




Figure 20.20 Warm Reset Timing




Figure 20.21 SCDI Sync and Data Timing




Figure 20.22 AFE Interface Access Timing




Figure 20.23 Keyboard Controller Interface Read Timing




Figure 20.24 Keyboard Controller Interface Write Timing




Figure 20.25 USB Over-Current Detect to Power Down Timing




Figure 20.26 AFECK Clock Input Timing





Figure 20.27 UCK Clock Input Timing

Section 21 Recommended Reflow Condition



Lead Soldering Profile in the IR Oven

Characteristic Description	Limits
Initial Heating Rate of Leads	0.8-1.2°C / Sec.
Peak Lead Temperature in Preheat Zone	125°C±20°C
Time above 150°C	400 Secs Max
Time above 183°C (63 / 37 Tin / Lead Paste Melting Point)	Max-150 sec.
Peak Reflow Lead Temperature*	215 ±5°C
Cooling rate of lead	Max 4°C / Sec.
	Initial Heating Rate of Leads Peak Lead Temperature in Preheat Zone Time above 150°C Time above 183°C (63 / 37 Tin / Lead Paste Melting Point) Peak Reflow Lead Temperature*

Limits for IR Reflow Profile Characteristics of Package Leads

Note: Devices classified as moisture sensitive should limit maximum body temperature to 220°C.

Rev. 3.0, 03/01, page 365 of 390

Rev. 3.0, 03/01, page 366 of 390

Section 22 Package Information

unit: mm




Figure 22.1 HD64465BP Package Dimensions

Rev. 3.0, 03/01, page 367 of 390

unit: mm




Figure 22.2 HD64465BQ Package Dimensions

Section 23 Ordering Information

Product Type	Mark Code	Package
HD64465	HD64465BP	387-pin BGA (35 mm $ imes$ 35 mm)
	HD64465BQ	387-pin BGA (27 mm × 27 mm)

Rev. 3.0, 03/01, page 370 of 390

Appendix

(1) HD64465 Registers Index

	(T) TITOPHON REGISTERS TITLE	i Tonera	Vanili															
Reg. Add.	Name	D15	D14	D13	D12	D11	D10	6 0	D8	D7	D6	D5	D4	D3	D2	D1	DO	Default
Power Mana	Power Management and System Configuration	System Cor	figuration F	Registers														
H'10000000 SMSCR	SMSCR		PS2ST		ADCST	UARTST		SCDIST	PPST		PC0ST	PC1ST	AFEST	TM0ST	TM1ST	IRDAST	KBCST	H'5BFF
H'10000002 SCONFR	SCONFR			SLS	HWEN	HW3	HW2	HW1	OWH			USBCKS	SCDICKS	SCDICKS PPFMS1	PPFMS0	KBWUP		H'1100
H'10000004 SBCR	SBCR	PDOF	PDIG	PCOF	PCIG	PBOF	PBIG	PAOF	PAIG		CSPE	CMDPE	ADDRPE	ADDRPE DATAPE CPUBIG		PEOF	PEIG	H'0000
H'1000006	SPCCR	ADCCLK		UARTCL	JARTCLKPPCLK	FIRCLK	SIRCLK	SCDICLK	SCDICLK KBCCLK USBCLK	USBCLK	AFECLK					UCKOSC	JCKOSC AFEOSC	H'0000
H'10000008 SPSRCR	SPSRCR	SPORST	SPORST PS2SRT		ADCSRT	UARTSRT	T -	SCDISRT PPSRT	PPSRT	USBSRT	USBSRT PCOSRT	PC1SRT	AFESRT	TMOSRT	TM1SRT	IRDASRT	TM1SRT IRDASRT KBCSRT H'8000	H'8000
H'1000000A SPLLCR	SPLLCR	-	-					-			-	PLL2SB	PLL1SB	-		PLL2BP	PLL1BP	H'0000
H'1000000C SRR	SRR	7LM	9LM	MJ5	MJ4	MJ3	MJ2	MJ1	OLM	MI7	MI6	MI5	MI4	MI3	MI2	MI1	MIO	H'0101
H'1000000E STMCR	STMCR								AFETST	PCITST	SDBTST	USBTST	PLL2TST	PLL2TST PLL1TST URTTST		ACTST	DCTST	H'0000
H'10000010 SDIDR	SDIDR																	H'8122
H'10000FF0 SDPCR	SDPCR																	H'0000
PCMCIA Registers	gisters																	
H'10002000 PCC0ISR	PCCOISR									POREAD	POREADY POMWP	P0VS2	P0VS1	P0CD2	P0CD1	P0BVD2/	POBVD2/ POBVD1/ H'00XX	H'00XX
										/IREQ0						SPKR0	STSCHG0	
H'10002002 PCC0GCR	PCC0GCR									PODRV	POPCCR	POPCCT	POVCCO	POMMOD P0PA25	P0PA25	P0PA24	POREG	H'0000
H'10002004	H'10002004 PCC0CSCR									POSCDI	PSWSEL	POIREQ	POSC	POCDC	PORC	POBW	POBD	H'0020
H'10002006	H'10002006 PCC0CSCIER	۶-								POCRE	POIREQE1	POIREQE1 POIREQE0 POSCE	POSCE	POCDE	PORE	POBWE	POBDE	H'0000
H'10002008 PCC0SCR	PCC0SCR												SHDN	P0VPP1	P0VPP0	P0VCC1	POSWP	H'0000
H'1000200A PCC0PSR	PCC0PSR									B_VCC5	B_VCC3	B_VPP_ VCC	B_VPP_ PGM	A_VCC3	A_VCC3 A_VCC5	A_VPP_ VCC	A_VPP_	H'0000
H'10002010 PCC1ISR	PCC1ISR									P1READY /IREQ1	P1READY P1MWP /IREQ1	P1VS2	P1VS1	P1CD2	P1CD1	P1BVD2/ SPKR1	P1BVD1/ STSCHG1	H'00XX
H'10002012 PCC1GCR	PCC1GCR									P1DRV	P1PCCR	P1PCCT	P1VCC0	P1MMOD P1PA25		P1PA24	PIREG	H'0000
H'10002014	H'10002014 PCC1CSCR		-		-	-				P1SCDI		P1IREQ	P1SC	P1CDC	P1RC	P1BW	P1BD	H'0020
H'10002016	H'10002016 PCC1CSCIER	۶-								P1CRE	P1IREQE1	P1IREQE1 P1IREQE0 P1SCE	P1SCE	P1CDE	P1RE	P1BWE	P1BDE	H'0000
H'10002018 PCC1SCR	PCC1SCR													P1VPP1	P1VPP0	P1VCC1	P1SWP	H'0000

Rev. 3.0, 03/01, page 371 of 390

ult		00	72	00	00				Ľ.	LL LL	L L	L L	Ľ.						H-	Ц. 12	브	Ŀ	<u>н</u>	00	00	00	00	00			00	0
Default		H'0000	H'0002	H'0000	H'0000				H'FFI	H'FFI	H'FFI	H'FFI	H'FFFF						H'00FF	H'00FF	H'00FF	H'00FF	H'00FF	H'0000	H'0000	H'0000	H'0000	H'0000			H'0000	0000,H
DO		RE	RDF	RD0	TD0	RXD0	TXD0		PAOMDC	PBOMDC	PCOMD0 H'FFFF	PDOMDO H'FFFF	PEOMDO	PA0DT	PB0DT	PC0DT	PDODT	PEODT	PAOIM	PBOIM	PCOIM	PDOIM	PEOIM	PAOISR	PBOISR	PCOISR	PDOISR	PEOISR		ADCR	ADCM	ADCT
D1		끤	TDE	RD1	TD1	RXD1	TXD1		PA0MD1	PB0MD1	PC0MD1	PD0MD1	PE0MD1	PA1DT	PB1DT	PC1DT	PD1DT	PE1DT	PA1IM	PB1IM	PC1IM	PD1IM	PE1IM	PA11SR	PB1ISR	PC1ISR	PD1ISR	PE1ISR		USBR	USBM	USBT
D2		BUFD	RERR	RD2	TD2	RXD2	TXD2		PA1MD0	PB1MD0	PC1MD0	PD1MD0	PE1MD0	PA2DT	PB2DT	PC2DT	PD2DT	PE2DT	PA2IM	PB2IM	PC2IM	PD2IM	PE2IM	PA2ISR	PB2ISR	PC2ISR	PD2ISR	PE2ISR		SCDIR	SCDIM	SCDIT
D3		RXIE	TERR	RD3	TD3	RXD3	TXD3		PA1MD1	PB1MD1	PC1MD1	PD1MD1	PE1MD1	PA3DT	PB3DT	PC3DT	PD3DT	PE3DT	PA3IM	PB3IM	PC3IM	PD3IM	PE3IM	PA3ISR	PB3ISR	PC3ISR	PD3ISR	PE3ISR		PPR	РРМ	РРТ
D4		TXIE		RD4	TD4	RXD4	TXD4		PA2MD0	PB2MD0	PC2MD0	PD2MD0	PE2MD0	PA4DT	PB4DT	PC4DT	PD4DT	PE4DT	PA4IM	PB4IM	PC4IM	PD4IM	PE4IM	PA4ISR	PB4ISR	PC4ISR	PD4ISR	PE4ISR				
D5		REIE		RD5	TD5	RXD5	TXD5		PA2MD1	PB2MD1	PC2MD1 PC2MD0	PD2MD1	PE2MD1	PA5DT	PB5DT	PC5DT	PD5DT	PE5DT	PA5IM	PB5IM	PC5IM	PD5IM	PE5IM	PA5ISR	PB5ISR	PC5ISR	PD5ISR	PE5ISR		UARTR	UARTM	UARTT
D6		TEIE		RD6	TD6	RXD6	TXD6		PA3MD0	PB4MD0 PB3MD1 PB3MD0 PB2MD1 PB2MD0 PB1MD1 PB1MD0 PB0MD1 PB0MD0 HFFFF	PC3MD0	PD3MD0	PE3MD0	PA6DT	PB6DT	PC6DT	PD6DT	PE6DT	PA6IM	PB6IM	PC6IM	PD6IM	PE6IM	PA6ISR	PB6ISR	PC6ISR	PD6ISR	PE6ISR		IRDAR	IRDAM	IRDAT
D7		RDETM		RD7	TD7	RXD7	TXD7		PA3MD1	PB3MD1	PC3MD1	PD3MD1	PE3MD1	PA7DT	PB7DT	PC7DT	PD7DT	PE7DT	PA7IM	PB7IM	PC7IM	PD7IM	PE7IM	PA7ISR	PB7ISR	PC7ISR	PD7ISR	PE7ISR		PS2MSR IRDAR	PS2MSM IRDAM	PS2MST
D8		RSW		RD8	TD8	RXD8	TXD8		PA4MD0	PB4MD0	PC4MD0	PD4MD0 PD3MD1	PE4MD0		-				PA0TS	PB0TS	PC0TS	PD0TS	PEOTS							KBCR	KBCM	KBCT
6 D		TSW		RD9	. 6DT	RXD9	. 60XT		A4MD1	B4MD1									PA1TS I	PB1TS I	PC1TS I	PD1TS I	PE1TS I							TMU1R	TMU1M	TMU1T
D10		CNT1 -		RD10 I	TD10 -	RXD10	TXD10		A5MD0	B5MD0	PC5MD0 PC4MD1	PD5MD0 PD4MD1	PE5MD0 PE4MD1						PA2TS F	PB2TS F	PC2TS I	PD2TS I	PE2TS F							TMUOR .	. MOUMT	TMU0T
D11 [CNT2 0		RD11 F	TD11 1	RXD11 F	T TXD11		D0 PAGMD1 PAGMD0 PASMD1 PAGMD0 PA4MD1 PA4MD0 PA3MD1 PA3MD0 PA2MD1 PA2MD0 PA1MD1 PA1MD0 PA0MD1 PA0MD0 H'FFFF	PB6MD0 PB5MD1 PB5MD0 PB4MD1	PC5MD1 F	PD5MD1 F	PE5ME1 P			•			PA3TS F	PB3TS F	PC3TS F	PD3TS F	PE3TS F	'				'		GPIOR 1	GPIOM 7	GPIOT 1
D12 [RLY (RD12 F	TD12 1	RXD12 F	TXD12 1		A6MD0 F	B6MD0 F	PC6MD0 F	PD6MD0 F	PE6MD0 F			•			PA4TS F	PB4TS F	PC4TS F	PD4TS F	PE4TS F							AFER (AFEM 0	AFET (
D13 [DIV1 F		RD13 F	TD13 1	RXD13 F	TXD13 1		A6MD1 F	PB6MD1 F	PC6MD1 F	PD6MD1 F	PE6MD1 F		-	•			PA5TS F	PB5TS F	PC5TS F	PD5TS F	PE5TS F							PCC1R /	PCC1M /	PCC1T /
D14 D		DIV2 D	RAB -	RD14 F	TD14 T	RXD14 F	TXD14 T		AZMD0 F	8	PC7MD1 PC7MD0 F	PD7MD1 PD7MD0 F	PE7MD0 P						PA6TS F	PB6TS F	PC6TS F	PD6TS F	PE6TS F	'	'		'					PCC0T P
									PA7MD1 PA7M	PB7MD1 PB7M	MD1 P	MD1 P	PE7MD1 P	•	•	•										'	'	'		PS2KBR PCC0R	PS2KBM PCC0M	PS2KBT P
D15		Ч	TAB	RD15	TD15	RXD15	TXD15		PA7	PB7	PC7	PD7	PE7	•	•		•		PA7TS	PB7TS	PC7TS	PD7TS	PE7TS				•		sters	PS2	PS2	PS2
Name	AFE Interface Registers	CTR	STR	RXDR	TXDR	RXDB0,1	TXDB0,1	LIS .	GPACR	GPBCR	GPCCR	GPDCR	GPECR	GPADR	GPBDR	GPCDR	GPDDR	GPEDR	GPAICR	GPBICR	GPCICR	GPDICR	GPEICR	GPAISR	GPBISR	GPCISR	GPDISR	GPEISR	Interrupt Controller Registers	NIRR	NIMR	NITR
Reg. Add.	Interface	H'10003200 CTR	H'10003202	H'10003204 RXDR	H'10003206 TXDR	H'10003000- RXDB0,1 H'1000305F	H'10003100- TXDB0,1 H'1000315F	GPIO Registers	H'10004000 GPACR	H'10004002 GPBCR	H'10004004 GPCCR	H'10004006 GPDCR	H'10004008 GPECR	H'10004010	H'10004012	H'10004014	H'10004016	H'10004018 GPEDR	H'10004020 GPAICR	H'10004022 GPBICR	H'10004024 GPCICR	H'10004026 GPDICR	H'10004028	H'10004040 GPAISR	H'10004042	H'10004044	H'10004046	H'10004048	rrupt Cont	H'10005000 NIRR	H'10005002 NIMR	H'10005004 NITR
Reg	AFE	H'10	H'10	H'10	H'10	H'10 H'10	H'10 H'10	GPIC	H'10	H'10	H'10	H'10	H'10	H'10	H'10	H'10	H'10	H'10	H'10	H'10	H'10	H'10	H'10	H'10	H'10	H'10	H'10	H'10	Inter	H'10	H'10	H'10

Rev. 3.0, 03/01, page 372 of 390

Default H'0000 H'0000 H'0000 H'0000 H'0000 H'0040 H'0000 H'0000 H'FFFF H'FFFF H'0002 H'0002 H'FFFF H'FFFF H'FFFF H'FFFF H'0000 H'0000 H'0000 H'0000 H'0000 H'0000 H'0000 H'0001 H'0000 H'0000 H'0060 BKSELO T1STP TOSTP **TMU0R TMU0D** P1CS0 P1HC0 POCSO P0HC0 TCV00 TRV00 POLCO TCV10 TRV10 P1LC0 ERDVI EEILO **RBR0 TBRO** WLS0 DCTS FEN DTR IIRO Bit0 Bit8 RDO 1D0 Bit0 Я ٩ 8 . **BKSEL1** ETHREI TCV01 TRV11 TRV01 PST10 PST00 TMU1R TMU1D P1CS1 P1LC1 P0CS1 P0HC1 RFRST TCV11 P1HC1 POLC1 WLS1 DDSR EEIL1 RBR1 TBR1 IIR1 RTS ЦЦ Bit9 ß RD1 TD1 Bit1 Bit1 В δ **BKSEL2** ACEOM TCV12 TRV12 P1CS2 P0HC2 TRV02 PST11 P1LC2 P1HC2 P0LC2 XFRST **TCV02** PST01 P0CS2 ERLSI EEIL2 **RBR2** TBR2 OUT1 Bit10 TERI IIR2 STB TD2 RD2 Bit2 Bit2 Ē 22 Щ **BKSEL3** ETM01 ADRTS TCV03 TRV03 ETMO0 P1CS3 POHC3 P1HC3 **TRV13** P0CS3 POLC3 TCV13 P1LC3 DDCD NSFP **RBR3** OUT2 TBR3 EMSI PEN Bit11 RD3 IIR3 IID2 Ĕ Bit3 Bit3 벁 ä , **BKSEL4** TCV04 TRV04 P1LC4 P1HC4 P0CS4 POLC4 P0HC4 TCV14 TRV14 ILOOP EDMA P1CS4 LOOP EADT **RBR4** TBR4 CTS# Bit12 Ę SIPO EPS RX RD4 TD4 Bit4 Bit4 2 m , , . TFUIEN TRV15 P1CS5 P1HC5 POLC5 P0HC5 **TRV05** POCS5 TCV15 **TCV05** P1LC5 RXEN RBR5 TBR5 THRE DSR# Bit13 RD5 TD5 SIP1 Bit5 Bit5 X 50 ß . . TFRIEN ACRCG TCV06 TRV16 P1HC6 P0HC6 BREAK TCV16 POLC6 P1LC6 TRV06 **RBR6** TBR6 TEMT TXEN DCS0 FCR6 Bit14 RD6 TD6 IIR6 Bit6 Bit6 Μ R# ő . . . TCV17 TCV07 TRV17 TRV07 P1HC7 P0HC7 P1LC7 P0LC7 DCD# FCR7 RBR7 DLAB Bit15 DCS1 TBR7 RTS ERF RD7 TD7 IIR7 Bit7 Bit7 Ш SB 6 . . . P1HC8 TCV08 TRV18 P0HC8 TCV18 TRV08 P1LC8 POLC8 ñ ï ÷ . . i i TCV19 TCV09 P1HC9 POHC9 POLC9 TRV19 TRV09 P1LC9 മ . . . ÷ i . . . P1HC11 P1HC10 TCV010 TCV110 **TRV110 TRV010** POLC10 POHC10 P1LC10 50 . . ÷ . ÷ POHC11 TCV111 TCV011 **TRV111 TRV011** POLC11 P1LC11 5 . . . ÷ i P1HC12 P0HC12 **TCV112** TCV012 **TRV112 TRV012** P1LC12 POLC12 <u>0</u>12 , . . . , ï i i i P1HC13 TCV113 TCV013 **TRV113 TRV013** P1LC13 POLC13 POHC13 53 ï . . i TCV114 TCV014 **TRV114 TRV014** P1LC14 P1HC14 POLC14 POHC14 54 . . . ï i . . ÷ . P1HC15 TCV115 TCV015 **TRV115** P0HC15 **TRV015** POLC15 P1LC15 D15 ÷ ÷ ÷ H'10006014 PWM1HPC H'1000601C PWM0HPC H'10006012 PWM1LPC H'1000601A PWM0LPC H'10006010 PWM1CS H'10006018 PWM0CS H'10007100 IMSTCR **TCVR0** H'10007102 IMSTSR IMISCR **TRVR1** H'10006006 TRVR0 ITC1R ITC2R Name H'10006000 TCVR1 TCR1 H'10007008 IrMCR H'1000600A TCR0 TIDR H'10007000 IrRBR H'10007004 IrFCR H'10007002 IrDLM H'1000700C IrMSR H'1000700E IrSCR Irler H'10007006 IrLCR Irdll H'1000700A IrLSR IRFR H'1000600C TIRR H'10007000 IrTBR Irlir ITFR Timer Registers IrDA Registers H'10006004 H'10006008 H'1000600E H'10007102 H'10006002 H'10007004 H'10007000 H'10007104 H'10007106 H'10007104 H'10007108 H'10007002 Reg. Add.

HITACHI

Rev. 3.0, 03/01, page 373 of 390

H'0000 H'0000 H'0000 H'0000 H'0000 H'0000 H'0000 H'0060 H'0040 H'0000 H'0000 H'0000 H'0000 Default H'0004 H'0000 H'00F0 H'0000 H'0006 H'0000 H'0000 H'0002 H'0001 H'0000 SIRMOD H'0001 H'0001 H'0000 H'0000 . **IRMOD0** TMODE DMAW0 DMAR0 TMCR0 URBRO UTBRO EEOM SCIEN ERDVI **RBC8 TMR0** DCTS **RBCO RFP0** RFP8 TBC0 TBC8 DFIRI UIIRO WLS0 FEN DTR Μ Bit0 Bit0 Bit0 DR 8 . RFRIEN IRMOD1 DMAR1 SLOOP ETHREI DMAW1 RX_PP TFRDY TMCR1 **URBR1** UTBR1 RFRST DDSR TMIEN DSIRI TMR1 **RBC9** RFP9 TBC9 TXDF UIIR1 WLS1 **RFA1** RBC1 RFP1 TBC1 RTS Bit1 Bit1 Bit1 ВО 5 . **CCTRL0** IRMOD2 RX2_PP DMAW2 TMCR2 **URBR2** DMAR2 UTBR2 RBC10 TBC10 RFP10 XFRST TMR2 ERLSI SYNC RBC2 RFP2 TBC2 **UIIR2 RFA2** EOM TERI STB Bit2 Bit2 Bit2 2 ЫШ CCTRL1 **IRMOD3** DMAR3 DMAW3 SYNIEN RBC11 **URBR3** UTBR3 RFP11 TBC11 RFEM ECHO **TMR3** DDCD **RFA3** TFUR **RBC3 RFP3** TBC3 **UIIR3** EMSI OUT2 PEN Bit3 Bit3 Bit3 벁 ä . . . MODSEL DMAR4 RADMO **IRSPD0** DMAW4 **RSTCO** TBC12 UTBR4 RBC12 RFP12 **URBR4 RFA4** TMR4 LOOP RBC4 RFP4 TBC4 CTS# EOF EPS Bit4 Bit4 Bit4 2 m , . . ï DMAW5 RADM1 **IRSPD1** DMAR5 UTBR5 RFP13 DFREQ RFOVF **RSTC1 URBR5 RFA5** RBC5 TMR5 TBC5 THRE DSR# RFP5 Bit5 Bit5 Bit5 ß ß . . ï . . DMAR6 DMAW6 **IRSPD2** ACRCC CRCER **RSTC2** UTBR6 BREAK **RFP14 URBR6 UFCR6** TMR6 **RFA6 RBC6** TBC6 UIIR6 TEMT **RFP6** SCD Bit6 Bit6 Bit6 R # 90 . . ï ï . . ï SCDIEN **IRSPD3 RSTC3** DMAR7 DMAW7 **URBR7** UTBR7 ABORT RFP15 **UFCR7** ACEN TMR7 DLAB DCD# **RFA7** RBC7 **RFP7** TBC7 UIIR7 RFTL ERF Bit7 Bit7 Bit7 6 . . , , ñ . . ÷ . . i i i . i . i മ . ï . ï . i . . ÷ . i 5 ÷ i 5 ï . i . ï ÷ . . i **D**12 ï , ï , , ï ÷ . . . i . ÷ . . ÷ ÷ . i 53 . . ÷ . i i . . i 54 ï . ÷ . . i . . ÷ **D**15 H'10007108 IRRFPLR H'1000710A IRRFPHR H'10007104 IRBCLR IRBCHR H'10007110 DMAWP H'1000710E IRSTCR ITBCLR H'1000710E ITBCHR **IIRC1R** H'10007110 DMARP IIRTCR H'100071E0 IFIRCR **IIRC2R** H'1000710A IIRC3R H'100071F0 ITMCR Name NDLM USCR H'10007120 ISIRR H'10008000 URBR UTBR UFCR ULCR H'10008008 UMCR H'1000800C UMSR IFAR UDLL H'10007108 ITMR H'1000800A ULSR H'1000710C IRCR H'1000710E IRSR H'10008002 UIER H'1000710A ITSR H'10008004 UIIR UART Registers H'1000710C H'10007104 H'10007106 H'10008000 H'10008000 H'10008004 H'10008002 H'1000800E H'10007106 H'10007102 H'10008006 H'10007102 Reg. Add.

HITACHI

Rev. 3.0, 03/01, page 374 of 390

		_	
		C	
1	C	ر	
1	¢	1	
		F	

Default				H'00CX								H'0000		H'00CX				H'0010		H'0015		H'0110	H'0000	H'0000	H'0000	H'0000	H'0000	H'0000	H'000D	H'0000	H'000D	H'0000	H'000D	H'0000
Def		•	⊢	0.H	•	•	•	•	•		•	0.H	•		•	•	•	0,H	•			О.H	0,H	0.H	0.H	0,H	0,H	0,H	0,H	0.H	0.H	0,H	0,H	P.H
DO		PD0	TMOUT	STB	PAO	P0D0	P1D0	P2D0	P3D0		PDO		-	Strobe				0		Empty						HCR		S		SOE		SOE		
D1		PD1	-	AFD	PA1	P0D1	P1D1	P2D1	P3D1		PD1		-	AutoFd				0		- Full				CBSR		CLF	soc	MDH		WDHE		WDHE		
D2		PD2	-	INIT	PA2	P0D2	P1D2	P2D2	P3D2		PD2		-	nlnit				0		Service Intr Full				PLE		BLF		SOF		SOFE		SOFE		
D3		PD3	ERR#	SLIN	PA3	P0D3	P1D3	P2D3	P3D3		PD3		nFault	SelectIn				0						ш				RD		RDE		RDE		
D4		PD4	SLCT	IRQE	PA4	P0D4	P1D4	P2D4	P3D4		PD4		Select	IRQE				-		nErrIntEn				CLE				Ш		UEE		UEE		
D5		PD5	H	PPDIR	PA5	P0D5	P1D5	P2D5	P3D5		PD5	RLE field	PError	PPDIR	0			0						BLE				FNO		FNOE		FNOE		
D6		PD6	ACK#		PA6	P0D6	P1D6	P2D6	P3D6		PD6	Addr/RLE Address or RLE field	nAck		Parallel Port Data FIFO	:IFO		0										RHSC		RHSCE		RHSCE		
D7 [PD7 F	BUSY# /	·	PA7 F	POD7 F	P1D7 F	P2D7 F	P3D7 F		PD7 F	ddr/RLE /	nBusy r	· ·	arallel Por	ECP Data FIFO	Test FIFO		Compress -	mode				HCFS										
		₫.	В	1	٩.	Ч.	٩.	₽.	₫.		₽.	A	c	-	٩.	ш	F	0	0	Σ				Т										'
D8			•	•	•	•	•	•	•		•	•	•	•	•	•		•	•	•				•										
60																								RWC										
D10																								RWCE										
D11																																		
D12																																		
D13																																		
D14	ODES																																	8
D15	o & EPP M					- 0			-	• MODE											ters	Revision									MIE		MIE	HCCA[15-8]
6	ers/SPF	Port	s Port	ol Port	EPP Addr. Port	EPP Data Port0 -	ata Port1	ata Port2	EPP Data Port3 -	ers/ECF		Fifo				Fifo					r Regist													A
Name	t Regist	Data	2 Statu	1 Contr	EPP A		A EPP D	C EPP D	EPP D	t Registi) data) ecpAi	2 dsr	t dcr) cFifo	ecpDi) tFifo) cnfgA	2 cnfgB	t ecr	ontrolle	HR H	, HR	HC t	3 HC	3 HCS	A HCS	SIH	SIH :) HIE	HIE	DIH t	OIH (HHC
Reg. Add.	Parallel Port Registers/SPP & EPP MODES	H'1000A000 Data Port	H'1000A002 Status Port	H'1000A004 Control Port	H'1000A006	H'1000A008	H'1000A00A EPP Data Port1	H'1000A00C EPP Data Port2 -	H'1000A00E	Parallel Port Registers/ECP MODE	H'1000A000	H'1000A000 ecpAFifo	H'1000A002	H'1000A004 dcr	H'1000A010 cFifo	H'1000A010 ecpDFifo	H'1000A010 tFifo	H'1000A010 cnfgA	H'1000A012 cnfgB	H'1000A014 ecr	USB Host Controller Registers	H'1000B000 HR	H'1000B002 HR	H'1000B004 HC	H'1000B006 HC	H'1000B008 HCS	H'1000B00A HCS	H'1000B00C HIS	H'1000B00E HIS	H'1000B010 HIE	H'1000B012 HIE	H'1000B014 HID	H'1000B016 HID	H'1000B018 HHCCA

Rev. 3.0, 03/01, page 375 of 390

H0000H	H'0000	H'0000	H'0000	H'0000	H'0000	H'0000	HINDO	>>>> -	H/0000	H0000	H10000 H10000 H10000	H0000 H0000 H0000 H0000 H0000	H0000 H0000 H0000 H0000 H0000 H0000	0000H	0000H 0000H 0000H 0000H 0000H 0000H 0000H	0000H	0000'H	0000H	0000'H	0000'H	0000'H	0000'H	H0000 H0000 H0000 H0000 H0000 H0000 H0000 H0000 H0000 H0000 H0000 H0000 H0000	H0000 H0000 H0000 H0000 H0000 H0000 H0000 H0000 H0000 H0000 H0000 H0000 H0000 H0000 H0000	H0000 H0000 H0000 H0000 H0000 H0000 H0000 H0000 H0000 H0000 H0000 H0000 H0000	H0000 H0000 H0000 H0000 H0000 H0000 H0000 H0000 H0000 H0000 H0000 H0000 H0000 H0000 H0000	H0000 H0000 H0000 H0000 H0000 H0000 H0000 H0000 H0000 H0000 H0000 H0000 H0000 H0000 H0000 H0000 H0000 H0000	H0000 H0000 H0000 H0000 H0000 H0000 H0000 H0000 H0000 H0000 H0000 H0000 H0000 H0000 H0000 H0000 H0000 H0000 H0000	H0000 H0000 H0000 H0000 H0000 H0000 H0000 H0000 H0000 H0000 H0000 H0000 H0000 H0000 H0000 H0000 H0000	H0000 H0000 H0000 H0000 H0000 H0000 H0000 H0000 H0000 H0000 H0000 H0000 H0000 H0000 H0000 H0000 H0000 H0000 H0000 H0000	H0000 H0000	H0000	H0000
																							π						ш. Ж. Ж.				
HCCA[31:16] PCED[15:4]	PCED[31:16]	CHED[15:4]	CHED[31:16]	CCED[15:4]	CCED[31:16]	BHED[15:4]	BHED[31:16]	HCCA[15:8]		HCCA[31:16]	HCCA[31:16] PCED[15:4]	HCCA[31:16] PCED[15:4] PCED[31:16]	HCCA[31:16] PCED[15:4] PCED[31:16] CHED[15:4]	HCCA[31:16] PCED[15:4] PCED[31:16] CHED[15:4] CHED[31:16]	HCCA(31:16) PCED[15:4] PCED[31:16] CHED[15:4] CHED[31:16] CCED[15:4]	HCCA[31:16] PCED[15:4] PCED[15:4] CHED[15:4] CHED[31:16] CCED[31:16] CCED[31:16]	HCCA[31:16] PCED[15:4] PCED[15:4] CHED[15:4] CHED[31:16] CCED[31:16] CCED[31:16] BHED[15:4]	HCCA[31:16] PCED[15:4] PCED[15:4] CHED[15:4] CHED[31:16] CHED[31:16] CCED[31:16] BHED[15:4] BHED[15:4] BHED[31:16]	HCCA[31:16] PCED[15:4] PCED[15:4] CHED[15:4] CHED[15:4] CHED[31:16] CCED[15:4] BHED[15:4] BHED[15:4] BCED[15:4]	HCCA[31:16] PCED[15:4] PCED[15:4] CHED[15:4] CHED[15:4] CHED[31:16] CCED[15:4] BHED[15:4] BHED[15:4] BHED[15:4] BCED[15:4] BCED[15:4]	HCCA(31:16) PCED[15:4] PCED[15:4] CHED[15:4] CHED[15:4] CHED[31:16] BHED[15:4] BHED[15:4] BHED[31:16] BCED[15:4] BCED[31:16] DH[15:4]	HCCA[31:16] PCED[15:4] PCED[15:4] CHED[15:4] CHED[15:4] CHED[31:16] BHED[15:4] BHED[15:4] BHED[15:4] BCED[15:4] BCED[15:4] BCED[31:16] DH[15:4] DH[21:16]	2A[31:16] 20[15:4] 20[15:4] 20[31:16] 20[31:16] 20[31:16] 20[15:4]	CA(31:16) ED(15:4) ED(15:4) ED(21:16) ED(21:16) ED(21:16) ED(21:16) ED(21:16) ED(21:16) ED(21:16) [15:4] [15:4] [15:4] [31:16] FSLDP	OA[31:7 D[15:4] D[15:4] D[15:4] D[15:4] [15:4] [15:4] [15:4] [15:4]	A(31:7 D(15:4 D(15:4 D(15:4 D(15:4 D(15:4) 31:16]	A(31:7 D(15:4 D(15:4 D(15:4 D(15:4 D(15:4 D(15:4 D(15:4) D(15:4 D(15:4) D(15:4) D(15:4)	A(31:7 D[15:4 D[31:15:4 D[15:4 D[15:4] 31:16] 31:16]	A(31:7 0[15:4] 0[31:1]	A(31:7 0[15:4] 0[31:1]	A(31:) 0(15:20) 0(31:1) 0(15:20) 0(15:20) 0(115:20	A(31:) D(15:2	A(31:) 0 0 0 0 0 0 0 0 0 0 0 0 0
H'1000B01A HHCCA H'1000B01C HPCED	H'1000B01E HPCED	H'1000B020 HCHED	H'1000B022 HCHED	H'1000B024 HCCED	H'1000B026 HCCED	H'1000B028 HBHED	H'1000B030 HBHED	H'1000B018 HHCCA		H'1000B01A HHCCA	H'1000B01A HHCCA H'1000B01C HPCED	H'1000B01A HHCCA H'1000B01C HPCED H'1000B01E HPCED	H1000B01A HHCCA H1000B01C HPCED H1000B01E HPCED H1000B01E HPCED	H'1000B01A HHCCA H'1000B01C HPCED H'1000B01E HPCED H'1000B020 HCHED H'1000B022 HCHED	H'1000B01A HHCCA H'1000B01C HPCED H'1000B01E HPCED H'1000B020 HCHED H'1000B022 HCHED H'1000B024 HCCED	H1000B01A HHCCA H1000B01C HPCED H1000B01C HPCED H1000B020 HCHED H1000B022 HCHED H1000B022 HCCED H1000B026 HCCED	H1000B01A HHCCA H1000B01C HPCED H1000B01C HPCED H1000B020 HCHED H1000B022 HCHED H1000B022 HCCED H1000B028 HCED H1000B028 HBHED	H1000B01A HHCCA H1000B01C HPCED H1000B01C HPCED H1000B020 HCHED H1000B022 HCHED H1000B022 HCCED H1000B028 HBHED H1000B028 HBHED H1000B02A HBHED	H1000B01A HHCCA H1000B01C HPCED H1000B01C HPCED H1000B020 HCHED H1000B022 HCHED H1000B024 HCCED H1000B028 HBHED H1000B028 HBHED H1000B022 HBCED H1000B022 HBCED	H'1000B01A HHCCA H'1000B01C HPCED H'1000B01E HPCED H'1000B020 HCHED H'1000B022 HCHED H'1000B024 HCCED H'1000B026 HCCED H'1000B028 HBHED H'1000B02A HBHED H'1000B02A HBCED H'1000B02C HBCED	H1000B01A HHCCA H1000B01C HPCED H1000B01C HPCED H1000B020 HCHED H1000B022 HCHED H1000B024 HCCED H1000B028 HBHED H1000B028 HBHED H1000B020 HBCED H1000B020 HBCED H1000B030 HDH	H1000B01A HHCCA H1000B01C HPCED H1000B01C HPCED H1000B020 HCHED H1000B022 HCHED H1000B024 HCED H1000B028 HBHED H1000B028 HBHED H1000B020 HBHED H1000B020 HBCED H1000B030 HDH H1000B030 HDH	H1000B01A HHCCA H1000B01C HPCED H1000B01C HPCED H1000B020 HCHED H1000B022 HCHED H1000B022 HCHED H1000B028 HBHED H1000B028 HBHED H1000B020 HBHED H1000B020 HBHED H1000B030 HDH H1000B032 HDH H1000B032 HDH	H'1000B01A HHCCA H'1000B01C HPCED H'1000B01C HPCED H'1000B020 HCHED H'1000B022 HCHED H'1000B024 HCCED H'1000B028 HBHED H'1000B028 HBHED H'1000B020 HBHED H'1000B020 HBHED H'1000B030 HPI H'1000B030 HFI H'1000B030 HFI H'1000B030 HFI	H'1000B01A HHCCA H'1000B01C HPCED H'1000B01C HPCED H'1000B020 HCHED H'1000B022 HCHED H'1000B022 HCHED H'1000B023 HBHED H'1000B023 HBHED H'1000B022 HBCED H'1000B030 HDH H'1000B033 HFI H'1000B033 HFI H'1000B033 HFI	H'1000B01A HHCCA H'1000B01C HPCED H'1000B020 HCHED H'1000B022 HCHED H'1000B022 HCHED H'1000B023 HBHED H'1000B023 HBHED H'1000B022 HBCED H'1000B022 HBCED H'1000B023 HFI H'1000B033 HFI H'1000B033 HFI H'1000B033 HFI H'1000B033 HFI	H1000B01A HHCCA H1000B01C HPCED H1000B020 HCHED H1000B022 HCHED H1000B022 HCHED H1000B023 HBHED H1000B023 HBHED H1000B022 HBCED H1000B022 HBHED H1000B030 HPI H1000B033 HFI H1000B033 HFI H1000B033 HFI H1000B033 HFI H1000B033 HFI H1000B033 HFI	H1000B01A HHCCA H1000B01C HPCED H1000B01C HPCED H1000B022 HCED H1000B023 HCED H1000B024 HCCED H1000B027 HBHED H1000B030 HFI H1000B033 HFI H1000B033 HFI H1000B033 HFI H1000B033 HFI H1000B033 HFI	H'1000B01A HHCCA H'1000B01C HPCED H'1000B020 HCHED H'1000B022 HCHED H'1000B022 HCHED H'1000B022 HBHED H'1000B028 HBHED H'1000B0203 HBHED H'1000B020 HDH H'1000B030 HFI H'1000B033 HFI H'1000B034 HFI H'1000B034 HFI H'1000B034 HFI H'1000B037 HFI H'1000B036 HFI H'1000B037 HFI H'1000B037 HFI	H'1000B01A HHCCA H'1000B01C HPCED H'1000B020 HCHED H'1000B022 HCHED H'1000B022 HCHED H'1000B024 HCCED H'1000B028 HBHED H'1000B020 HBHED H'1000B020 HBHED H'1000B020 HPH H'1000B030 HFI H'1000B030 HFI H'1000B040 HFI H'1000B040 HFI	H'1000B01A HHCCA H'1000B01C HPCED H'1000B020 HCHED H'1000B020 HCHED H'1000B022 HCHED H'1000B022 HCHED H'1000B023 HBHED H'1000B023 HBHED H'1000B0203 HBH H'1000B030 HPI H'1000B030 HFI H'1000B033 HFI H'1000B033 HFI H'1000B033 HFI H'1000B033 HFI H'1000B030 HFI H'1000B030 HFI H'1000B040 HSI H'1000B040 HSI	H1000B01A HHCCA H1000B01C HPCED H1000B01C HPCED H1000B022 HCED H1000B023 HBHED H1000B024 HCCED H1000B023 HBHED H1000B023 HBHED H1000B023 HBHED H1000B023 HBHED H1000B033 HFI H1000B033 HFI H1000B033 HFI H1000B034 HFI H1000B035 HFI H1000B036 HFI H1000B037 HFI H1000B037 HFI H1000B037 HFI H1000B036 HFI H1000B037 HCI H1000B036 HCI H1000B036 HCI H1000B037 HCI	H1000B01A HHCCA H1000B01C HPCED H1000B01C HPCED H1000B022 HCHED H1000B023 HCHED H1000B024 HCCED H1000B027 HBHED H1000B028 HBHED H1000B027 HBHED H1000B023 HBHED H1000B024 HCED H1000B027 HBHED H1000B028 HBHED H1000B030 HFI H1000B033 HFI H1000B034 HFI H1000B037 HFI H1000B040 HS H1000B044 HLS H1000B044 HCS

Ŧ
六
9
2
Т

Reg. Add. Name	D15	D14	D13	D12	D11	D10	60	D8	D7	D6	D5	D4	D3	D2	D1	DO	Default
H'1000B04C HRDB	DR																0000.H
H'1000B04E HRDB	PPCM																H'0000
H'1000B050 HRS	DRWE														OCI	LPS	H'0000
H'1000B052 HRS	CRWE														OCIC	LPSC	H'0000
H'1000B054 HRPS1	-						LSDA	PPS				PRS	POCI	PSS	PES	ccs	H'0000
H'1000B056 HRPS1												PRSC	POCIC	PSSC	PESC	csc	H'0000
H'1000B058 HRPS2							LSDA	Sdd				PRS	POCI	PSS	PES	ccs	H'0000
H'1000B05A HRPS2												PRSC	POCIC	PSSC	PESC	csc	0000.H
Audio Codec Interface Registers	egisters																
H'1000C000 TDR	TD15	TD14	TD13	TD12	TD11	TD10	TD9	TD8	TD7	TD6	TD5	TD4	TD3	TD2	TD1	TD0	H'XXXX
H'1000C002 TDR	TD31	TD30	TD29	TD28	TD27	TD26	TD25	TD24	TD23	TD22	TD21	TD20	TD19	TD18	TD17	TD16	H'XXXX
H'1000C004 RDR	RD15	RD14	RD13	RD12	RD11	RD10	RD9	RD8	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	H'XXXX
H'1000C006 RDR	RD31	RD30	RD29	RD28	RD27	RD26	RD25	RD24	RD23	RD22	RD21	RD20	RD19	RD18	RD17	RD16	H'XXXX
H'1000C008 CR	-	-	DMAEN	SL18	CDRT	WMRT	AC97S	SWR	PU	MS	ST	CRE	FTF	TXEN	FRF	RXEN	H'0000
H'1000C00C SR		IR71	TNF	TFS1	TFS0	TFU	TFO	Ē			RNE	RFS1	RFSO	RFU	RFO	RDI	H'2000
H'1000C010 FSR														FS2	FS1	FS0	0000.H
H'1000C014 IER	-	-	-							IR71E	TFUIE	TFOIE	TDIE	RFUIE	RFOIE	RDIE	H'0000
H'1000C020 CSAR	CA3/SA	CA3/SA3 CA2/SA2 CA1/SA1	2 CA1/SA1	CA0SA0	-												H'0000
H'1000C022 CSAR													RW	CA6/SA6	CA5/SA5	CA4/SA4	H'0000
H'1000C024 CDR	CD11/SD	CD11/SD11 CD10/SD10 CD9/SD9	10 CD9/SD	9 CD8/SD	CD8/SD8 CD7/SD7	7 CD6/SD(CD6/SD6 CD5/SD5 CD4/SD4	CD4/SD	4 CD3/SD3	3 CD2/SD2	2 CD1/SD	CD3/SD3 CD2/SD2 CD1/SD1 CD0/SD0	-				H'0000
H'1000C026 CDR													CD15/SD1:	CD15/SD15 CD14/SD14 CD13/SD13 CD12/SD12 H'0000	4 CD13/SD13	3 CD12/SD1	2 H'0000
H'1000C028 PCML	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	DO	H'0000
H'1000C02A PCML													D19	D18	D17	D16	H'0000
H'1000C02C PCMR	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	DO	H'0000
H'1000C02E PCMR													D19	D18	D17	D16	H'0000
H'1000C030 L1R	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	DO	H'0000
H'1000C032 L1R													D19	D18	D17	D16	H'0000
H'1000C034 PCMC	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	DO	H'0000
H'1000C036 PCMC													D19	D18	D17	D16	H'0000
H'1000C038 PCMLS	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	DO	H'0000
H'1000C03A PCMLS													D19	D18	D17	D16	H'0000
H'1000C03C PCMRS	D15	D14	D13	D12	D11	D10	6 D	D8	D7	D6	D5	D4	D3	D2	D1	DO	H'0000
H'1000C03E PCMRS													D19	D18	D17	D16	0000.H
H'1000C040 PCMLFE	D15	D14	D13	D12	D11	D10	6 D	D8	D7	D6	D5	D4	D3	D2	D1	DO	H'0000
H'1000C042 PCMLFE													D19	D18	D17	D16	H'0000

Rev. 3.0, 03/01, page 377 of 390

Default H'0000 H'0000 H'0000 H'0000 H'0000 H'000X H'0000 H'0000 H'0000 H'0000 STARYIE STDRYIE PLRFRQI PRRFRQI L1RFRQI MICRFRQL2RFRQI H'0000 H'0000 H'0000 H'0000 H'0000 PCTFOVI H'0000 PLSTEOV PRSTEOV PLEFTEOV LITEOV HITFOV IOCTFOV PLTFUN PRTFUN LITFUN PCTFUN PLSTFUN PLETFUN LITFUN HITFUN IOCTFUN H0000 H'0000 HTRFRQ IOCSRFRQ PLRFOV PRFOV L1RFOV MICRFOV L2RFOV HTRFOV IOCSRF0V PLRFUN PRRFUN L1RFUN MICRFUNL2RFUN HTRFUN IOCSRFUN H0000 PLRFRQ PRRFRQ L1RFRQ MICRFRQL2RFRQ H'0000 H'000X H'0000 H'0000 PCTFOV FIOSRF **KCIRQ0** KBRDR MSRDF FPLTF KBD0 **MSDO** IRQ0T D16 D16 D16 TS0 8 8 8 8 . PLFETFR L2TFRQI HTTFRQI IOCTFRQ PLTFOVI PRTFOVI L1TFOVI PLTFRQ PRTFRQ LITFRQ PCTFRQ PLSTFRQ PLETFRQ LETFRQ LTTFRQ IOCTFRQ PLTFQV PRTFOV L1TF0V KCIRQ1 FSTDF FHRF IRQ0T MSD1 KBD1 D17 D17 TS1 D17 5 5 5 δ ш . . **FL2RF** FSTAF IRQ1T MSD2 KBD2 KCR D18 D18 TS0 D18 2 D2 22 D2 ш ш • . RXVS12 TXVS12 SL3RA FMRF IRQ1T TS1 MSD3 FCDF KBD3 D19 D19 D19 ñ ä ñ ñ . RXVS10 RXVS11 TXVS10 TXVS11 FL1RF SL4RA MSD4 RXDMA_EN TXDMA_EN FCAF KCRT TS0 KBD4 2 4 2 2 ш ш , . STDRY **SL5RA** FPRRF MSD5 KBD5 KCRT TS1 23 5 5 50 ш . STARY **RXVS9** FPLRF TXVS9 SL6RA MSD6 KBD6 D6 **0**0 D6 **D**0 ш ï . • FIOCTF TXVS8 **RXVS8 SL7RA** MSD7 KBD7 ШÖ 6 6 5 5 ï . . . • PLTFRQI PRTFRQI L1TFRQI PCTFRQI PLSTFRQ PRSTFR E E E E E E **SL8RA RXVS7** TXVS7 KBDP FHTF MSDP ñ ñ 80 80 ï **RXVS6** SL9RA FL2TF TXVS6 MSDS KBDS മ മ മ് മ , . FPLETF SL10RA **RXVS5** TXVS5 MSCS KBCS 50 D10 D10 50 . FPRSTF SL11RA **RXVS4** TXVS4 KBDD MSDD 5 5 D11 D11 , . • FPLSTF SL12RA **RXVS3** TXVS3 MSCD KBCD <u>0</u>12 D12 D12 D12 ï . KBDOE MSDOE FPCTF **RXVS2** 53 D13 D13 D13 ï • KBCOE MSCOE RXVS1 FL1TF 54 D14 D14 D14 . , , . . FPRTF MSCIE KBCIE D15 D15 D15 D15 Š Ю . . . PS/2 Interface Registers H'1000C064 ATAGR H'1000DC00 KBCSR H'1000DC10 MSCSR H'1000C066 ATAGR H'1000DC14 MSISR Name H'1000C050 ATIER H'1000C052 ATIER H'1000C058 ARIER H'1000C05A ARIER H'1000C068 SRAR H'1000DC04 KBISR ATSR H'1000C05C ARSR H'1000C05E ARSR H'1000C04A HSET H'1000C04C IOCS H'1000C054 ATSR H'1000C048 HSET H'1000C04E IOCS H'1000C060 ACR H'1000C062 ACR L2R H'1000C046 L2R H'1000D800 CR H'1000D802 SR **KBC** Registers H'1000C056 H'1000C044 Reg. Add.

HITACHI

Rev. 3.0, 03/01, page 378 of 390

Reg. Add. Name	D15	D14	D13	D12	D11	D10	60	D8	D7	D6	D5	54	D3	D2	5	8	Default
A/D Converter Registers	TS																
H'1000E000 ADDRA	0	0	0	0	0	0	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0	H'0000
H'1000E002 ADDRB	0	0	0	0	0	0	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	AD1	ADO	H'0000
H'1000E004 ADDRC	0	0	0	0	0	0	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0	H'0000
H'1000E006 ADDRD	0	0	0	0	0	0	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0	H'0000
H'1000E008 ADCSR	0	0	0	0	0	0	0	0	ADF	ADST	ADIS	TRGE	ADIE	SCAN	CH1	CHO	H'0000
H'1000E00A ADCALCR	R 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	CAL	H'0000
H'1000E00C ADCAL	0	0	0	0	0	0	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0	H'0000

HITACHI

Rev. 3.0, 03/01, page 379 of 390

(2) Caution to AFE Interface

This module is the interface for the RSA Communication Inc. software modem.

(3) Standby mode

HD64465 supports several method to reduce power consumption.

Please select properly setting regarding your system design.

• Module standby mode

Set SMSCR for each functional module except USB-HOST to enter module standby.

Set HC Control Register to let USB-HOST enter module standby.

To stop internal bus for USB-HOST, use Clock Gating method.

Clock Gating

Set SPCCR to gate clock or to stop oscilation.

- PLL stop Set SPLLCR to disable PLL.
- I/O setting

Set SBCR properly to match your system design. Also check Pin Status List at each state(Power On Reset / Active / Standby).

(4) Others

PCB layout information can be prepared as IBIS model file and Boundary Scan Description Language file by Hitachi Ltd. without any kind of guarantee to work correctly.

(5) HD64465 PIN status list

Pin Name			кр S ₄₎ ОТ ^{A)} R B	Source	PS OT RB		PSSys OT RB ^{Req.}	Function
TST	1			SYSTEM BOARD			D	Test Mode
TMS				SYSTEM BOARD				-
ТСК	1			SYSTEM BOARD				-
TRST#	I			SYSTEM BOARD				-
TDI	1			SYSTEM BOARD				-
TDO	0	4	Z			SYSTEM BOARD		-
СКІО	Ι			SH4 CKIO	00			CPU Interface
A25-A0	Ι		Ud	SH4 A[25:0]	ΟZ			(VCC)
D15-D0	10	8	Ιd	SH4 D[15:0]	ΖZ	SH4 D[15:0]	ΖΖU	(1: the function
CS4#	Ι		ΙU	SH4 CS4#	ΗZ			-and pull up/down are
WE0#	Ι		ΙU	SH4 WE0#	ΗZ			decided by
WE1#/WE#	Ι		ΙU	SH4 WE1#	ΗZ			-SH_MODE.)
WE2#/ICIORD#	Ι		ΙU	SH4 WE2#	ΗZ			-(2: the pull up or down is decided
WE3#/ICIOWR#	Ι		ΙU	SH4 WE3#	ΗZ			by which CPU
RDWR#	Ι		ΙU	SH4 RDWR#	ΗZ			-Interface is supported.)
RD#	Ι		ΙU	SH4 RD#	ΗZ			
RDY#/WAIT#1	0	4	ΖZ			SH4 RDY#	ZZD/U	-
BS#	Ι			SH4 BS#	ΗZ		U	-
DREQ[1:0]#	0	4	00			SH4 DREQ[1:0]#		-
DRAK[1:0]	Ι		l d	SH4 DRAK[1:0]	00)		-
RESET#	Ι		11	SYSTEM BOARD	00		U	-
IRQ0#	0	4	ΗН			SH4 INTR#		-
SH_MODE ²	Ι		11				D/U	-
CE1B#/CS6#	Ι		d d	SH4 CE1B#	ΗZ			-
CE2B#	Ι		d d	SH4 CE2B#	ΙZ			-
CE1A#/CS5#	Ι		d d	SH4 CE1A#	ΗZ			-
CE2A#	Ι		d d	SH4 CE2A#	ΙZ			-
IOIS16#	0	4	ΖZ			SH4 IOIS16#	ΖΖU	-
PCC0CE1B#	0	8	ΖZ			PCC0 CE1#	UU	PCMCIA0
PCC0CE2B#	0	8	ΖZ			PCC0 CE2#	UU	(VCCA)
RDB#	0	8	ΖZ			PCC0 OE#	UU	(3: the power of
WEB#	0	8	ΖZ			PCC0 WE#/PGM#	UU	-these pin is _VCC)
PCC0ICIORDB#	0	8	ΖZ			PCC0 IORD#	UU	- /
PCC0ICIOWRB#	0	8	ΖZ			PCC0 IOWR#	UU	-
PCCORESET	0	8	ΖZ			PCC0 RESET	UU	-
PCC0WAIT#	Ι		d d	PCC0 WAIT	ΖZ		U	-
PCC0WP#/IOIS16#	Ι		d d	PCC0 WP(IOIS16#)	ZZ		U	-

PCC0RDY/IRQ0# I PCC0BVD1/STSCHG0#I PCC0BVD2/SPKR0 I PCC0CD1# ³ I PCC0CD2# ³ I		0	d d	PCC0 RDY(IREQ#) PCC0 BVD1(STSCHG#)	ZZ ZZ		U	
PCC0BVD2/SPKR0 I PCC0CD1# ³ I		C		BVD1(STSCHG#)	ΖZ			
PCC0CD1# ³			b b				U	
				PCC0 BVD2 (SPKR#)	ΖZ		U	
PCC0CD2# ³ I		I	I	PCC0 CD1#			U	
		I	I	PCC0 CD2#			U	
PCC0VS1# ³		I	I	PCC0 VS1#			U	
PCC0VS2# ³ I		I	I	PCC0 VS2#			U	
PCC0A25-A0 C		8 Z	ΖZ			PCC0 A25-A0	D D	
PCC0D15-D0 IC	0	8 c	d d	PCC0 D15-D0	D D	PCC0 D15-D0	D D	
PCC0REG# C		8 Z	ΖZ			PCC0 REG#	UU	
VCC0SEL0/DATA ³ C)	4 L	- L			POWER SWITCH CONTROLLER		
VCC0SEL1/CLOCK ³ C)	4 L	. L			POWER SWITCH CONTROLLER		
VCC0VPP0 ³ C)	4 L	- L			POWER SWITCH CONTROLLER		
VCC0VPP1/LATCH ³ C)	4 L	- L			POWER SWITCH CONTROLLER		
PCC1CE1A# C		8 Z	ΖZ			PCC1 CE1#	UU	PCMCIA1
PCC1CE2A# C		8 Z	ΖZ			PCC1 CE2#	UU	(VCCB)
RDA# C		8 Z	ΖZ			PCC1 OE#	UU	(4: the power of
WEA# C		8 Z	ΖZ			PCC1 WE#/PGM#	UU	—these pin is VCC)
PCC1ICIORDA# C		8 Z	ΖZ			PCC1 IORD#	UU	
PCC1ICIOWRA# C		8 Z	ΖZ			PCC1 IOWR#	UU	
PCC1RESET C		8 2	ΖZ			PCC1 RESET	UU	
PCC1WAIT# I		C	b b	PCC1 WAIT#	ΖZ		U	
PCC1WP#/IOIS16# I		C	d d	PCC1 WP(IOIS16#)	ΖZ		U	
PCC1RDY/IRQ1# I		C	d d	PCC1 RDY(IREQ#)	ΖZ		U	
PCC1BVD1/STSCHG1#I		C	d d	PCC1 BVD1(STSCHG#)	ΖZ		U	
PCC1BVD2/SPKR1 I		C	d d	PCC1 BVD2 (SPKR#)	ΖZ		U	
PCC1CD1# ⁴ I		I	I	PCC1 CD1#			U	
PCC1CD2# ⁴ I		I	I	PCC1 CD2#			U	
PCC1VS1# ⁴ I		I	I	PCC1 VS1#			U	
PCC1VS2# ⁴ I				PCC1 VS2#			U	
PCC1A25-A0 C			ΖZ			PCC1 A25-A0	D D	
PCC1D15-D0 IC	0	8 0	d d	PCC1 D15-D0	D D	PCC1 D15-D0	D D	
PCC1REG# C)	8 2	ΖZ			PCC1 REG#	UU	

Rev. 3.0, 03/01, page 382 of 390

Pin Name		-	kPSSource A) RB	P S Destination O T R B	PSSys OT _{Rec} RB	s. Function 1.
VCC1SEL0 ⁴	0	4	LL	POWER SWITCH CONTROLLER	11	
VCC1SEL1 ⁴	0	4	LL	POWER SWITCH CONTROLLER		_
VCC1VPP0 ⁴	0	4	LL	POWER SWITCH CONTROLLER	11	-
VCC1VPP1 ⁴	0	4	LL	POWER SWITCH CONTROLLER	11	-
TXD0	0	4	00	MAX3243		UART 0
RXD0	Ι		d d MAX3243	0 0		(VCC)
RTS0#	0	4	00	MAX3243		_
CTS0#	Ι		d d MAX3243	0 0		_
DTR0#	0	4	00	MAX3243		_
DSR0#	Ι		d d MAX3243	0 0		_
DCD0#	Ι		d d MAX3243	0 0		_
RI0#	Ι		I I MAX3243	0 0		_
MODSEL/RX2#	O/I		d C/IR MODULE c	H H IR MODULE		IrDA (VCC)
TXD	0	4	LL	IR MODULE		_(****)
RX#	Ι		d d IR MODULE	НН		_
STB#	0	24	ZZ	PP nStorbe	IIU	PARALLEL
AFD#	0	24	ZZ	PP nAutofd	IIU	PORT
ERR#	Ι		d d PP nError	0 0	U	-(VCC5)
INIT#	0	24	ZZ	PP nInit	IIU	
SLIN#	0	24	ZZ	PP nSelectin	IIU	
ACK#	Ι		d d PP nACK	0 0	U	
BUSY	Ι		d d PP Busy	0 0	U	
PE	I		d d PP PE	0 0	U	
SLCT	Ι		d d PP Select	0 0	U	_
PPD7-PPD0	10	24	d d PRINTER	0 0	U	_
DIN	Ι		d d STLC 7546	Z Z		AFE Interface
DOUT	0	4	ZZ	STLC 7546	d d	(VCC)
SCLK	I		d d STLC 7546	Z Z		
HC1	0	4	ZZ	STLC 7546	d d	
FS	I		d d STLC 7546	ZZ		
AFERST#	0	4	LL	STLC 7546		
AFEPDN#	0	4	LL	STLC 7546		_
MCLKO	0	4	ZZ	STLC 7546	d d	_
RING	I		I I DAA	0 0	U	
OFFHOOK/RLY	0	4	ZZ	DAA	d d	

Pin Name			k P S A) <mark>O T</mark> R B	Source	PS OT RB	Destination			Sys. Req.	Function
ACCLK	0	4	ΖZ			Codec CKIN	d	d		CODEC
ACRST#	0	4	ΖZ			Codec RESET#	d	d	U	Interface
ACPD#/ACIRQ	O/I	4	d x	Codec IRQ	00	Codec PD#	d	d	U/-	-(VCC)
SIBCLK ⁴	Ю	4	d x	Codec SCLK	ΖZ	Codec SCLK	d	d		-(4: The I/O direction is
SIBDIN	Ι		d d	Codec DOUT	ΖZ					determined by
SIBDOUT	0	4	ΖZ			Codec DIN	d	d		CODEC Mode
SIBSYNC ⁴	Ю	4	d d	Codec SYNC	ΖZ	Codec SYNC	d	d	D	-
USBOVR#	Ι			SYSTEM BOARD	00				U	USB(VCC)
USBPEN#	0	4	LL			SYSTEM BOARD	Ι	I		-
USBD1P	10		11						D	-
USBD1M	ю		11						D	-
USBD2P	Ю								D	-
USBD2M	Ю								D	-
USBD2P	Ю								D	-
TSMX	Ι			Touch Screen	00	1				10-bit A/D
TSMY	I		11	Touch Screen	00	1				(AVCC4)
TSPX	Ι		11	Touch Screen	00	1				-
TSPY	I		11	Touch Screen	00	1				-
KBCS#	0	4	ΗН			H8 CS#	Ι	I		KBC (VCC)
XIOR#	0	4	ΗН			H8 IOR#	I	I		-
XIOW#	0	4	ΗН			H8 IOW#	I	I		-
KBIRQ0	I		11	H8 IRQ1#	нн					-
KBIRQ1	I		11	H8 IRQ12#	нн					-
PA7	10	8	UΡ							IO Port A
PA6	10	8	UΡ							(VCC)
PA5	ю	8	UΡ							-
PA4	Ю	8	UΡ							-
PA3	ю	8	UΡ							-
PA2	Ю	8	UΡ							-
PA1	ю	8	UΡ							-
PA0	Ю	8	UΡ							-
PB7	10	8	UΡ							IO Port B (VCC)
PB6	10	8	UΡ							(multifunction
PB5/KBRESUME	IO/I		UΡ							with TIMER and
PB4/KBWAKEUP#	10/0		UΡ							KBC power manager.)
PB3	10	8	UP							- ,
PB2	10	8	UP							-
PB1/TMO1#	10/0		U P							-
PB0/TMO0#	10/0		U P							-
	.0,0		(

Rev. 3.0, 03/01, page 384 of 390

Pin Name			k P S A)OT R B	Source	P S Destination O T R B	PSSys OT RB ^{Req.}	Function
PC7	10	8	UΡ				IO Port C
PC6	10	8	UΡ				-(VCC)
PC5	10	8	UΡ				-
PC4	10	8	UΡ				-
PC3	10	8	UΡ				-
PC2	10	8	UΡ				-
PC1	10	8	UΡ				-
PC0	10	8	UΡ				-
PD7	10	8	UΡ				IO Port D
PD6	10	8	UΡ				(VCC)
PD5	10	8	UΡ				-
PD4	10	8	UΡ				-
PD3	10	8	UΡ				-
PD2	10	8	UΡ				-
PD1	10	8	UΡ				-
PD0	10	8	UΡ				-
PE7	10	8	UΡ				IO Port E
PE6	10	8	UΡ				-(VCC)
PE5	10	8	UΡ				-
PE4	10	8	UΡ				-
PE3	10	8	UΡ				-
PE2	10	8	UΡ				-
PE1	10	8	UΡ				-
PE0	10	8	UΡ				-
RESETPI#	I		11	SYSTEM BOARD	0 0	U	System Reset
RESETMI#	I		11	SYSTEM BOARD	0 0	U	Interface(VCC)
RESETPO#	0		00		SYSTEM BOARD		-
RESETMO#	0		00		SYSTEM BOARD		-
KBCK	10	8	d d	SYSTEM BOARD		IIU	System Reset
KBDATA	10	8	d d	SYSTEM BOARD		IIU	Interface(VCC)
MSCK	10	8	d d		SYSTEM BOARD	IIU	-
MSDATA	10	8	d d		SYSTEM BOARD	IIU	-
AFECK	Ι		??		SYSTEM BOARD	??	
AFECKE	0		??	SYSTEM BOARD	??		-
UCK	Ι		??		SYSTEM BOARD	??	-
UCKE	0		??	SYSTEM BOARD	??		-
PWM0	0	4	00)	SYSTEM BOARD	11	MISC (VCC)
PWM1	0	4	00)	SYSTEM BOARD		-
P80LE	0	4	LL				-

HITACHI

Rev. 3.0, 03/01, page 385 of 390

Note: H: output high state

- L : output low state
- Z : high impedance state
- I: input state
- U : pull-up state
- D : pull-down state
- P : The state is programmed by system software
- C : input/output function is selected by module. When it is input pin, the state is disable state.

But it is output pin, the state is pull-up state.

c : input/output function is selected by module. When it is input pin, the state is disable state.

But it is output pin, the state is low state.

x : input/output function is selected by module. When it is input pin, the state is disable state.

But it is output pin, the state is high impedance state.

- d : disable state
- ? : unknown state

(6) HD64465BP Module Clock & Clock Source Relationship

Signal Name	Description	Clock Source
Microprocessor Reset Inte	erface	
RESETPO#	Power-On Reset	AFECK
RESETMO#	Manual Reset	AFECK
AFE Module		
AFE_clk	AFE Interface Clock	AFECK
AFE_cmd_clk	AFE Bus Interface Clock	UCK
Serial Codec Module		
SCDI_clk	Serial Codec Interfece Clock	AFECK/UCK
		(SCDICKS bit in SCONFR)
USB Host Module		
USB_clk	USB Host Clock	UCK
USBbus_clk	USB Host Bus Interface Clock	AFECK/CKIO
		(USBCKS bit in SCONFR)
IrDA Module		
FIR_clk	FIR Clock	UCK
SIR_clk	SIR Clock	UCK
UART Module		
UART_PP_cmd_clk	UART Bus Interface Clock	UCK
UART_clk	UART Clock	UCK
Parallel Port Module		
UART_PP_cmd_clk	PP Bus Interface Clock	UCK
PP_clk24	PP 24MHz Clock	UCK
PP_clk1p8	PP 1.8MHz Clock	UCK
KBC Module		
KBC_clk	KBC Clock	UCK
PCMCIA Module		
PCMCIA_pwr_clk	PCMCIA Power Control Clock	UCK
Internal Module Software	Reset	
RST_clk	Software Reset Clock	UCK

Note : RESETPO# signal is also used as reset signal for internal module.

(7) Application note for PS/2 interface

Problem:

Cannot detect change in CLOCK line when host sends data to device.

Description:

The KBCS (bit 10) of the KBCSR (address 0x1000DC00) always reads as one when the KBCIE (bit 15) of the KBCSR is set to zero.

When using the method to transferring data to the keyboard described on the HD64465 data sheet the driver never see the KBCS change from one to zero.

A software work around exists for this problem.

Work around:

When the KBCIE bit is set to one then the CLOCK line state is available on the KBCS bit. With the KBCIE bit set to one the driver can send the required data to the keyboard. The side affect is that the hardware shift register is also receiving the data.

To prevent this data from causing an interrupt the KBCIE bit is cleared at the stop bit time and the KBRDF (bit 0) of the KBISR (address 0x1000DC04) is set to one.

Problem:

Cannot poll for input data when device interrupts are enabled.

Description:

There is no independent interrupt enable bit for the keyboard input shift register.

This is a problem because the host must send commands to the keyboard and receive an acknowledge byte from the keyboard. Some commands require the host to receive additional data bytes.

Without a means to disable the keyboard interrupt request and poll the hardware for a response from keyboard the driver code becomes much more complicated.

Work around:

Restructure the keyboard driver to allow the interrupt service task to differentiate the keyboard scan code stream from the host to keyboard command and response stream.

Problem:

Driver looses synchronization with the message stream.

Description:

With a current production version of the Logitech or Microsoft PS/2 mouse connected the HD64465 will set the CLOCK line low before the falling edge of the tenth clock.

Rev. 3.0, 03/01, page 388 of 390

When the HD64465 sets the CLOCK line low before the falling edge of the tenth clock it indicates that a complete byte has been received. The mouse sees this as a host request to abort the byte being transmitted. When the host allows the CLOCK line to go high the mouse will send the aborted byte again. This resent byte causes the driver to loose message stream synchronization.

The loss synchronization does not occur with old versions of the Microsoft mouse. Work around:

There does not appear to be a software work around for this problem. The pull up resistor value of 10K ohms may be too large. Use a lower value between 2.2K and 4.7K.

Rev. 3.0, 03/01, page 390 of 390

HD64465 User's Manual

Publication Date:	1st Edition, February 1999
	3rd Edition, March 2001
Published by:	Electronic Devices Sales & Marketing Group
-	Semiconductor & Integrated Circuits
	Hitachi, Ltd.
Edited by:	Technical Documentation Group
	Hitachi Kodaira Semiconductor Co., Ltd.
Copyright © Hitac	hi, Ltd., 1999. All rights reserved. Printed in Japan.