(Dot Matrix Liquid Crystal Graphic Display 20-Channel Common Driver)

HITACHI

Description

The HD44103 is a common signal driver for dot matrix liquid crystal graphic display systems. It generates the timing signals required for display with its internal oscillator and supplies them to the column driver (HD44102) to control display, also automatically scanning the common signals of the liquid crystal according to the display duty. It can select 5 types of display duty ratio: 1/8, 1/12, 1/16, 1/24, and 1/32. 20 driver output lines are provided, and the impedance is low (500 Ω max.) to enable a large screen to be driven.

Features

- Dot matrix liquid crystal graphic display common driver incorporating the timing generation circuit
- Internal oscillator (oscillation frequency can be selected by attaching an oscillation resistor and an oscillation capacity)
- · Generates display timing signals
- 20-bit bidirectional shift register for generating common signals
- 20 liquid crystal driver circuits with low output impedance
- Selectable display duty ratio: 1/8, 1/12, 1/16, 1/24, 1/32
- Low power dissipation
- Power supplies
 - $V_{CC}: 5 V \pm 10\%$
 - V_{EE}: 0 to -5.5 V
- CMOS process

Ordering Information

Type No.	Package				
HD44103CH	60-pin plastic QFP (FP-60)				



Pin Arrangement



Block Diagram



Pin Descr	ription											
Pin Name	Pin Number	I/O	Function									
X1–X20	20	0	Liquid crystal Relationship	Liquid crystal display driver output. Relationship among output level, M, and data (D) in shift register							r:	
			М		1		0					
			D	_ 1	()	1	0				
			Outp level	ut V2		6	V ₁	V ₅				
CR, R, C	3		Oscillator	R	R _f 	C _f ⊣⊫ ₹	c c	R oscillat	or			
M	1	I/O	Signal for cor	nverting	liquio	l crys	stal dis	splay driv	/er sign	nal i	nto AC.	
			Master: Outp Slave: Inpu	out term t termin	inal al							
CL	1	I/O	Shift register	shift clo	ck.							
			Master: Outp Slave: Inpu	out term t termin	inal al							
FRM	1	0	Frame signal	, display	/ syn	chror	ious s	ignal.				
DS1–DS3	3	I	Display duty	ratio sel	ect.							
			Display Duty Ratio	1/24	1/1	2	х	1/32	1/16		1/8	
			DS1	L	Н	L	Н	L	ΗL	-	Н	
			DS2	L	L	Н	Н	L	LH	1	Н	
			DS3	L	L	L	L	Н	Η F	1	Н	

Pin Name	Pin Number	I/O	Function
FS	1	I	Frequency select.
			The relationship between the frame frequency $f_{\mbox{FRM}}$ and the oscillation frequency $f_{\mbox{OSC}}$ is as follows:
			$\begin{aligned} FS &= High: \ \ f_{OSC} &= 6144 \times f_{FRM} & (1) \\ FS &= Low: \ \ f_{OSC} &= 3072 \times f_{FRM} & (2) \end{aligned}$
			Example (1) When FS = high, adjust Rf and Cf so that the oscillation frequency is approx. 430 kHz if the frame frequency is 70 Hz.
			 Example (2) When FS = low, adjust Rf and Cf so that the oscillation is approx. 215 kHz, in order to obtain the same display waveforms as example 1. When compared with example 1, the power dissipation is reduced because of operation at lower frequency. However, the operating clocks ø1 and ø2 supplied to the column driver have lower frequencies. Therefore, the access time of the column driver HD44102 becomes longer.
DL, DR	2	I/O	Data I/O terminals of bidirectional shift register.
SHL	1	Shift direction select of bidirectional shift register.	
			SHL Shift Direction
			H DL \rightarrow DR
			L DL \leftarrow DR
M/S	1	I	Master/slave select.
			 M/S = High: Master mode The oscillator and timing generation circuit supply display timing signals to the display system. Each of I/O common terminals, DL, DR, M, and CL is placed in the output state.
			• M/S = Low: Slave mode The timing generation circuit stops operating. The oscillator is not required. Connect terminal CR to V_{CC} . Open terminals C and R. One (determined by SHL) of DL and DR, and terminals M and CI are placed in the input state. Connect M, CL and one of DL and DR of the master to the respective terminals. Connect FS, DS1, DS2, and DS3 to V_{CC} .
			When display duty ratio is 1/8, 1/12, or 1/16, one HD44103 is required. Use it in the master mode.
			When display duty ratio is 1/24 or 1/32, two HD44103s are required. Use the one in the master mode to drive common signals 1 to 20, and the other in the slave mode to drive common signals 21 to 24 (32).

Pin Name	Pin Number	I/O	Function		
ø1, ø2	2	0	Operating clock output terminals for HD44102.		
			The frequencies of ø1 and ø2 become half of oscillation frequency.		
V1, V2,	4		Liquid crystal display driver level power supply.		
V5, V6			V1 and V2: Selected level V5 and V6: Non-selected level		
V _{CC}	3		Power supply.		
GND V _{EE}			V_{CC} – GND: Power supply for internal logic $V_{CC} - V_{EE}$: Power supply for driver circuit logic		

Block Functions

Oscillator

The oscillator is a CR oscillator attached to an oscillation resistor Rf and oscillation capacity Cf. The oscillation frequency varies with the values of Rf and Cf and the mounting conditions. Refer to Electrical Characteristics (note 11) to make proper adjustment.

Timing Generation Circuit

This circuit divides the signals from the oscillator and generates display timing signals (M, CL, and FRM) and operating clock (\emptyset 1 and \emptyset 2) for HD44102 according to the display duty ratio set by DS1 to DS3. In the slave mode, this block stops operating. It is meaningless to set FS, DS1 to DS3. However, connect them to V_{CC} to prevent floating current.

Bidirectional Shift Register

20-bit bidirectional shift register. The shift direction is determined by SHL. The data input from DL or DR performs a shift operation at the rise of shift clock CL.

Liquid Crystal Display Driver Circuit

Each of 20 driver circuits is a multiplex circuit composed of 4 CMOS switches. The combination of the data from the shift register with M signal allows one of the four liquid crystal display driver levels V1, V2, V5, and V6 to be transferred to the output terminals.

Applications

Refer to the applications of the HD44102.

Absolute Maximum Ratings

Item	Symbol	Rated Value	Unit	Notes
Supply voltage (1)	V _{CC}	-0.3 to +7.0	V	1
Supply voltage (2)	V _{EE}	V_{CC} – 13.5 to V_{CC} + 0.3	V	4
Terminal voltage (1)	V _{T1}	–0.3 to V _{CC} + 0.3	V	1, 2
Terminal voltage (2)	V _{T2}	V_{EE} – 0.3 to V_{CC} + 0.3	V	3
Operating temperature	T _{opr}	-20 to +75	°C	
Storage temperature	T _{stg}	–55 to +125	°C	

Notes: 1. Referenced to GND = 0.

2. Applied to input terminals (except V1, V2, V5, and V6) and I/O common terminals.

3. Applied to terminals V1, V2, V5, and V6.

4. Connect a protection resistor of 220 Ω ± 5% to V_{EE} power supply in series.

Electrical Characteristics (V_{CC} = +5 V $\pm 10\%$, GND = 0 V, V_{EE} = 0 to -5.5 V,

 $Ta = -20 \text{ to } +75^{\circ}C)^{*5}$

Item	Symbol	Min	Тур	Max	Unit	Test Condition	Notes
Input high voltage	V _{IH}	$0.7 imes V_{CC}$	_	V _{CC}	V		2
Input low voltage	V _{IL}	0	_	$0.3 \times V_{CC}$	V		2
Output high voltage	V _{OH}	V _{CC} – 0.4	_	_	V	I _{OH} = -400 μA	3
Output low voltage	V _{OL}	—	_	0.4	V	$I_{OL} = +400 \ \mu A$	3
Vi-Xj on resistance	R _{ON}	—	—	500	Ω	V _{EE} = -5 ± 10%, load current ±150 μA	
Input leakage current (1)	I_{IL1}	-1	_	1	μA	$V_{IN} = V_{CC}$ to GND	4
Input leakage current (2)	$I_{\rm IL2}$	-2	_	2	μA	$V_{IN} = V_{CC}$ to V_{EE}	5
Shift frequency	f _{SFT}		_	50	kHz	In slave mode	6
Oscillation frequency	f _{OSC}	350	430	480	kHz	$R_{f} = 68 \text{ k}\Omega \pm 2\%$ $C_{f} = 10 \text{ pF} \pm 5\%$	7
External clock operating frequency	f _{cp}	50	—	500	kHz		
External clock duty	Duty	45	50	55	%		8
External clock rise time	t _{rcp}	_	_	50	ns		8
External clock fall time	t _{fcp}	_	_	50	ns		8
Dissipation power (master)	P_{w1}	_	—	5.5	mW	CR oscillation = 430 kHz	9
Dissipation power (slave)	P _{w2}	_		2.75	mW	Frame frequency = 70 Hz	10

Notes: 1. Specified within this range unless otherwise noted.

- 2. Applied to CR, FS, DS1 to DS3, M, SHL, M/S, CL, DR, and DL.
- 3. Applied to DL, DR, M, FRM, CL, ø1, and ø2.
- 4. Applied to input terminals CR, FS, DS1 to DS3, SHL and M/S, and I/O common terminals DL, DR, M, and CL at high impedance.
- 5. Applied to V1, V2, V5, and V6.
- 6. Shift operation timing



	Min	Тур	Max	Unit
t _{SU}	5	—	—	μs
t _H	5	_	—	μs
t _r	—	_	100	ns
t _f	—	—	100	ns

7. Relationship between oscillation frequency and R_f/C_f



- 9. Measured by V_{CC} terminal at output non-load of $R_f = 68 \text{ k}\Omega \pm 2\%$ and $C_f = 10 \text{ pF} \pm 5\%$, 1/32 duty factor in the master mode. Input terminals must be fixed at V_{CC} or GND while measuring.
- 10. Measured by V_{CC} terminal at output non-load, 1/32 duty factor, frame frequency of 70 Hz in the slave mode. Input terminals must be fixed at V_{CC} or GND while measuring.