# **inter<sub>sil</sub>**"

# DATASHEET

# HCS166MS

Radiation Hardened 8-Bit Parallel-Input/Serial Output Shift Register

FN2482 Rev 2.00 September 1995

# Features

- 3 Micron Radiation Hardened CMOS SOS
- Total Dose 200K RAD (Si)
- SEP Effective LET No Upsets: >100 MEV-cm<sup>2</sup>/mg
- Single Event Upset (SEU) Immunity < 2 x 10<sup>-9</sup> Errors/ Bit-Day (Typ)
- Dose Rate Survivability: >1 x 10<sup>12</sup> RAD (Si)/s
- Dose Rate Upset >10<sup>10</sup> RAD s(Si)/s 20ns Pulse
- Latch-Up Free Under Any Conditions
- Fanout (Over Temperature Range)
- Standard Outputs 10 LSTTL Loads
- Military Temperature Range: -55°C to +125°C
- Significant Power Reduction Compared to LSTTL ICs
- DC Operating Voltage Range: 4.5V to 5.5V
- Input Logic Levels
- VIL = 0.3 VCC Max
- VIH = 0.7 VCC Min
- Input Current Levels Ii  $\leq$  5µA at VOL, VOH

# Description

The Intersil HCS166MS is an 8-bit shift register that has fully synchronous serial or parallel data entry selected by an active LOW Parallel Enable (PE) input. When the PE is LOW one setup time before the LOW-to-HIGH clock transition, parallel data is entered into the register. When PE is HIGH, data is entered into internal bit position Q0 from Serial Data Input (DS), and the remaining bits are shifted one place to the right (Q0  $\rightarrow$  Q1  $\rightarrow$  Q2m etc.) with each positive-going clock transition. For expansion of the register in parallel to serial converters, the Q7 output is connected to the DS input of the succeeding stage.


The clock input is a gated OR structure which allows one input to be used as an active LOW Clock Enable (CE) input. The pin assignment for the CP and CE inputs is arbitrary and con be reversed for layout convenience. The LOW-to-HIGH transition of CE input should only take place while the CP is HIGH for predictable operation.


A LOW on the Master Reset (MR) input overrides all other inputs and clears the register asynchronously, forcing all bit positions to a LOW state.

The HCS166MS utilizes advanced CMOS/SOS technology to achieve high-speed operation. This device is a member of radiation hardened, high-speed, CMOS/SOS Logic Family.

The HCS166MS is supplied in a 16 lead Ceramic flatpack (K suffix) or a SBDIP Package (D suffix).

# Pinouts






# **Ordering Information**

PART NUMBER	TEMPERATURE RANGE	SCREENING LEVEL	PACKAGE
HCS166DMSR	-55°C to +125°C	Intersil Class S Equivalent	16 Lead SBDIP
HCS166KMSR	-55°C to +125°C	Intersil Class S Equivalent	16 Lead Ceramic Flatpack
HCS166D/ Sample	+25 <sup>o</sup> C	Sample	16 Lead SBDIP
HCS166K/ Sample	+25ºC	Sample	16 Lead Ceramic Flatpack
HCS166HMSR	+25°C	Die	Die

# Functional Diagram



#### TRUTH TABLE

		INP						
MASTER	P <u>ARALLE</u> L	CLOCK			PARALLEL	INTERNAL Q STATES		OUTPUT Q7
RESET	ENABLE	ENABLE	CLOCK	SERIAL	D0 - D7	Q0	Q0 Q1	
L	Х	Х	Х	Х	Х	L	L	L
н	х	L	L	Х	Х	Q00	Q10	Q0
Н	L	L		х	ah	а	b	h
н	Н	L		Н	Х	Н	Q0n	Q6n
Н	Н	L		L	Х	L	Q0n	Q6n
Н	х	Н		х	х	Q00	Q10	Q70

H = High Level

L = Low Level

X = Immaterial

\_\_\_\_ = Transition from low to high level

a . . . h = The level of steady state input at inputs D0 thru D7, respectively.

Q00, Q10, Q70 = The level of Q0, Q1, or Q7, respectively, before the indicated steady state input conditions were established.

Q0n, Q6n = the level of Q0 or Q6, respectively, before the most recent transition of the clock.

#### **Absolute Maximum Ratings**

Supply Voltage
Input Voltage Range, All Inputs0.5V to VCC +0.5V
DC Input Current, Any One Input±10mA
DC Drain Current, Any One Output±25mA
(All Voltage Reference to the VSS Terminal)
Storage Temperature Range (TSTG)65°C to +150°C
Lead Temperature (Soldering 10sec)+265°C
Junction Temperature (TJ) +175°C
ESD Classification Class 1

#### **Reliability Information**

Thermal Resistance SBDIP Package	θ <sub>JA</sub> 73°C/W	θ <sub>JC</sub> 24°C/W
Ceramic Flatpack Package	114ºC/W	29°C/W
Maximum Package Power Dissipation at +12	5°C Ambien	t
SBDIP Package		0.68W
Ceramic Flatpack Package		0.44W
If device power exceeds package dissipation	capability, pr	ovide heat
sinking or derate linearly at the following rate:		
SBDIP Package	1	3.7mW/ <sup>o</sup> C
Ceramic Flatpack Package		8.8mW/ <sup>o</sup> C

CAUTION: As with all semiconductors, stress listed under "Absolute Maximum Ratings" may be applied to devices (one at a time) without resulting in permanent damage. This is a stress rating only. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. The conditions listed under "Electrical Performance Characteristics" are the only conditions recommended for satisfactory device operation.

#### **Operating Conditions**

Supply Voltage	+4.5V to +5.5V
Input Rise and Fall Times at 4.5V VCC (TR, TF)	500ns Max
Operating Temperature Range (T <sub>A</sub> )	55°C to +125°C

Input Low Voltage (VIL)	. 0.0V to 30% of VCC
Input High Voltage (VIH)	70% of VCC to VCC

			GROUP		LIN	IITS	
PARAMETER	SYMBOL	(NOTE 1) CONDITIONS	A SUB- GROUPS	TEMPERATURE	MIN	MAX	UNITS
Quiescent Current	ICC VCC = 5.5V, VIN = VCC or GND		1	+25°C	-	40	μA
			2, 3	+125°C, -55°C	-	750	μA
Output Current (Sink)	IOL	VCC = 4.5V, VIH = 4.5V, VOUT = 0.4V, VIL = 0V	1	+25°C	4.8	-	mA
(SIIK)		VOUT = 0.4V, VIL = 0V	2, 3	+125°C, -55°C	4.0	-	mA
Output Current (Source)	IOH	VCC = 4.5V, VIH = 4.5V, VOUT = VCC -0.4V,	1	+25°C	-4.8	-	mA
(Source)		VIL = 0V	2, 3	+125°C, -55°C	-4.0	-	mA
Output Voltage Low	N VOL	VCC = 4.5V, VIH = 3.15V, IOL = 50μA, VIL = 1.35V	1, 2, 3	+25°C, +125°C, -55°C	-	0.1	V
	VCC = 5.5V, VIH = 3.85V, IOL = 50μA, VIL = 1.65V	1, 2, 3	+25°C, +125°C, -55°C	-	0.1	V	
Output Voltage High	VOH	VCC = 4.5V, VIH = 3.15V, IOH = -50μA, VIL = 1.35V	1, 2, 3	+25°C, +125°C, -55°C	VCC -0.1	-	V
		VCC = 5.5V, VIH = 3.85V, IOH = -50μA, VIL = 1.65V	1, 2, 3	+25°C, +125°C, -55°C	VCC -0.1	-	V
Input Leakage Current	IIN	VCC = 5.5V, VIN = VCC or GND	1	+25°C	-	±0.5	μA
Jurrent GNI		GND	2, 3	+125°C, -55°C	-	±5.0	μA
Noise Immunity Functional Test	FN	VCC = 4.5V, VIH = 0.70(VCC), VIL = 0.30(VCC), (Note 2)	7, 8A, 8B	+25°C, +125°C, -55°C	-	-	-

#### TABLE 1. DC ELECTRICAL PERFORMANCE CHARACTERISTICS

NOTES:

1. All voltages reference to device GND.

2. For functional tests, VO  $\ge$  4.0V is recognized as a logic "1", and VO  $\le$  0.5V is recognized as a logic "0".

			GROUP		LIMITS			
PARAMETER	SYMBOL	(NOTES 1, 2) CONDITIONS	A SUB- GROUPS	TEMPERATURE	MIN	МАХ	UNITS	
CP or CE to Q7	TPHL	VCC = 4.5V	9	+25°C	2	32	ns	
	TPLH		10, 11	+125°C, -55°C	2	37	ns	
MR to Q7	TPHL	VCC = 4.5V	9	+25°C	2	31	ns	
			10, 11	+125°C, -55°C	2	36	ns	

TABLE 2. AC ELECTRICAL PERFORMANCE CHARACTERISTICS

NOTES:

1. All voltages referenced to device GND.

2. AC measurements assume RL =  $500\Omega$ , CL = 50pF, Input TR = TF = 3ns, VIL = GND, VIH = VCC.

TABLE 3. E	LECTRICAL	PERFORMANCE	CHARACTERISTICS

		(NOTE 1)		LIMITS		
PARAMETER	SYMBOL	CONDITIONS	TEMPERATURE	MIN	MIN MAX	
Capacitance Power Dissipation	CPD	VCC = 5.0V, f = 1MHz	+25°C	-	65	pF
			+125°C, -55°C	-	81	pF
Input Capacitance	CIN	VCC = 5.0V, f = 1MHz	+25°C	-	10	pF
			+125°C	-	10	pF
Output Transition Time	TTHL	VCC = 4.5V	+25°C	-	15	ns
(Figure 1)	TTLH		+125°C, -55°C	-	22	ns
Clock Frequency (Figure 1)	fmax	VCC = 4.5V	+25°C	30	-	MHz
			-55°C to +125°C	20	-	MHz
MR Pulse Width (Figure 2)	tw	VCC = 4.5V	+25°C	20	-	ns
			-55°C to +125°C	30	-	ns
Clock Pulse Width (Figure 1)	tw	VCC = 4.5V	+25°C	16	-	ns
			-55°C to +125°C	24	-	ns
Set-up Time Data and $\overline{CE}$ to	tSU	VCC = 4.5V	+25°C	16	-	ns
Clock, (Figure 3, 4)			-55°C to +125°C	24	-	ns
Hold Time Data to Clock	tH	VCC = 4.5V	+25°C	1	-	ns
(Figure 4)			-55°C to +125°C	1	-	ns
Removal Time MR to Clock	tREM	VCC = 4.5V	+25°C	0	-	ns
(Figure 3)			-55°C to +125°C	0	-	ns
Set-up Time PE to CP (Figure 4)	tSU	VCC = 4.5V	+25°C	29	-	ns
			-55°C to +125°C	44	-	ns
Hold Time PE to CP or CE	tH	VCC = 4.5V	+25°C	0	-	ns
(Figure 4)			-55°C to +125°C	0	-	ns

NOTE:

1. The parameters listed in Table 3 are controlled via design or process parameters. Min and Max Limits are guaranteed but not directly tested. These parameters are characterized upon initial design release and upon design changes which affect these characteristics.

				200K RAD LIMITS			
PARAMETER	SYMBOL	(NOTES 1, 2) CONDITIONS	TEMPERATURE	MIN	MAX	UNITS	
Quiescent Current	ICC	VCC = 5.5V, VIN = VCC or GND	+25°C	-	0.75	mA	
Output Current (Sink)	IOL	VCC = 4.5V, VIN = VCC or GND, VOUT = 0.4V	+25°C	4.0	-	mA	
Output Current (Source)	ЮН	VCC = 4.5V, VIN = VCC or GND, VOUT = VCC -0.4V	+25°C	-4.0	-	mA	
Output Voltage Low	VOL	VCC = 4.5V and 5.5V, VIH = 0.70(VCC), VIL = 0.30(VCC), IOL = 50μA	+25°C	-	0.1	V	
Output Voltage High	VOH	VCC = 4.5V and 5.5V, VIH = 0.70(VCC), VIL = 0.30(VCC), IOH = -50μA	+25°C	VCC -0.1	-	V	
Input Leakage Current	IIN	VCC = 5.5V, VIN = VCC or GND	+25°C	-	±5	μA	
Noise Immunity Functional Test	FN	VCC = 4.5V, VIH = 0.70(VCC), VIL = 0.30(VCC), (Note 3)	+25°C	-	-	-	
CP or $\overline{CE}$ to Q7	TPHL	VCC = 4.5V	+25°C	2	37	ns	
	TPLH	VCC = 4.5V	+25°C	2	37	ns	
MR to Q7	TPHL	VCC = 4.5V	+25°C	2	36	ns	

#### TABLE 4. DC POST RADIATION ELECTRICAL PERFORMANCE CHARACTERISTICS

NOTES:

1. All voltages referenced to device GND.

2. AC measurements assume RL =  $500\Omega$ , CL = 50pF, Input TR = TF = 3ns, VIL = GND, VIH = VCC.

3. For functional tests, VO  $\ge$  4.0V is recognized as a logic "1", and VO  $\le$  0.5V is recognized as a logic "0".

PARAMETER	GROUP B SUBGROUP	DELTA LIMIT
ICC	5	12μΑ
IOL/IOH	5	-15% of 0 Hour

#### TABLE 6. APPLICABLE SUBGROUPS

CONFORMANCE GROUPS		METHOD	GROUP A SUBGROUPS	READ AND RECORD	
Initial Test (Prebu	rn-In)	100%/5004	1, 7, 9	ICC, IOL/H	
Interim Test I (Pos	stburn-In)	100%/5004	1, 7, 9	ICC, IOL/H	
Interim Test II (Po	stburn-In)	100%/5004	1, 7, 9	ICC, IOL/H	
PDA		100%/5004	1, 7, 9, Deltas		
Interim Test III (Pe	ostburn-In)	100%/5004	1, 7, 9	ICC, IOL/H	
PDA		100%/5004	1, 7, 9, Deltas		
Final Test		100%/5004	2, 3, 8A, 8B, 10, 11		
Group A (Note 1)		Sample/5005	1, 2, 3, 7, 8A, 8B, 9, 10, 11		
Group B	Subgroup B-5	Sample/5005	1, 2, 3, 7, 8A, 8B, 9, 10, 11, Deltas	Subgroups 1, 2, 3, 9, 10, 11, (Note 2)	
	Subgroup B-6	Sample/5005	1, 7, 9		
Group D		Sample/5005	1, 7, 9		

NOTES:

1. Alternate Group A testing in accordance with Method 5005 of Mil-Std-883 may be exercised.

2. Table 5 parameters only.

#### TABLE 7. TOTAL DOSE IRRADIATION

CONFORMANCE		TEST		READ AND	D RECORD
GROUPS	METHOD	PRE RAD	POST RAD	PRE RAD	POST RAD
Group E Subgroup 2	5005	1, 7, 9	Table 4	1, 9	Table 4 (Note 1)

NOTE:

1. Except FN test which will be performed 100% Go/No-Go.

#### TABLE 8. STATIC AND DYNAMIC BURN-IN TEST CONNECTIONS

				OSCILLATOR	
OPEN	GROUND	1/2 VCC = 3V $\pm$ 0.5V	VCC = 6V $\pm$ 0.5V	50kHz	25kHz
STATIC I BURN-IN (Note 1)					
13	1 - 12, 14 - 15	-	16	-	-
STATIC II BURN-IN (Note 1)					
13	8	-	1 - 7, 9 - 12, 14 - 16	-	-
DYNAMIC BURN-IN (Note 2)					
-	2, 4, 6, 8, 10, 12	13	3, 5, 9, 11, 14 - 16	7	1

NOTES:

1. Each pin except VCC and GND will have a resistor of  $10 K\Omega \pm 5\%$  for static burn-in

2. Each pin except VCC and GND will have a resistor of 1K  $\Omega\pm5\%$  for dynamic burn-in

#### TABLE 9. IRRADIATION TEST CONNECTIONS

OPEN	GROUND	VCC = 5V $\pm$ 0.5V
13	8	1 - 7, 9 - 12, 14 - 16

NOTE: Each pin except VCC and GND will have a resistor of 47K $\Omega \pm 5\%$  for irradiation testing. Group E, Subgroup 2, sample size is 4 dice/wafer 0 failures.

NOTES:

- 1. Failures from Interim electrical test 1 and 2 are combined for determining PDA 1.
- 2. Failures from subgroup 1, 7, 9 and deltas are used for calculating PDA. The maximum allowable PDA = 5% with no more than 3% of the failures from subgroup 7.
- 3. Radiographic (X-Ray) inspection may be performed at any point after serialization as allowed by Method 5004.
- 4. Alternate Group A testing may be performed as allowed by MIL-STD-883, Method 5005.
- 5. Data Package Contents:
  - Cover Sheet (Intersil Name and/or Logo, P.O. Number, Customer Part Number, Lot Date Code, Intersil Part Number, Lot Number, Quantity).
  - Wafer Lot Acceptance Report (Method 5007). Includes reproductions of SEM photos with percent of step coverage.
  - GAMMA Radiation Report. Contains Cover page, disposition, Rad Dose, Lot Number, Test Package used, Specification Numbers, Test equipment, etc. Radiation Read and Record data on file at Intersil.
  - · X-Ray report and film. Includes penetrometer measurements.
  - · Screening, Electrical, and Group A attributes (Screening attributes begin after package seal).
  - · Lot Serial Number Sheet (Good units serial number and lot number).
  - · Variables Data (All Delta operations). Data is identified by serial number. Data header includes lot number and date of test.
  - The Certificate of Conformance is a part of the shipping invoice and is not part of the Data Book. The Certificate of Conformance is signed by an authorized Quality Representative.

#### © Copyright Intersil Americas LLC 1999. All Rights Reserved. All trademarks and registered trademarks are the property of their respective owners.

For additional products, see www.intersil.com/en/products.html

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at <a href="http://www.intersil.com/en/support/qualandreliability.html">www.intersil.com/en/support/qualandreliability.html</a>

Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com



# AC Timing Diagrams and AC Load Circuit




FIGURE 1. CLOCK PRE-REQUISITE TIMES AND PROPAGA-TION AND OUTPUT TRANSITION TIMES




FIGURE 2. MASTER RESIT PRE-REQUISITE TIMES AND PROPAGATION DELAYS.




FIGURE 3. DATA PRE-REQUISITE TIMES




FIGURE 4. PARALLEL ENABLE OR CLOCK ENABLE PRE-REQUISITE TIMES




FIGURE 5. AC LOAD CIRCUIT

#### AC VOLTAGE LEVELS

PARAMETER	HCS	UNITS
VCC	4.50	V
VIH	4.50	V
VS	2.25	V
VIL	0	V
GND	0	V

#### **Die Characteristics**

#### DIE DIMENSIONS: 94 x 94 mils

METALLIZATION: Type: AlSi Metal Thickness: 11kÅ ± 1kÅ

# Metallization Mask Layout

GLASSIVATION:


Type: SiO\_2 Thickness: 13kÅ  $\pm$  2.6kÅ

#### WORST CASE CURRENT DENSITY:

 $< 2.0 \text{ x} 10^{5} \text{A/cm}^{2}$ 

#### BOND PAD SIZE:

 $100\mu m x 100\mu m$ 4 mils x 4 mils



NOTE: The die diagram is a generic plot from a similar HCS device. It is intended to indicate approximate die size and bond pad location. The mask series for the HCS166 is TA14386A.