

HAF2026RJ Silicon N Channel Power MOS FET

Power Switching

REJ03G1255-0200 Rev.2.00 Jun 02, 2006


Description

This FET has the over temperature shut-down capability sensing to the junction temperature. This FET has the built-in over temperature shut-down circuit in the gate area. And this circuit operation to shut-down the gate voltage in case of high junction temperature like applying over power consumption, over current etc..

Features

- Logic level operation (5 to 6 V Gate drive)
- Built-in the over temperature shut-down circuit
- High endurance capability against to the shut-down circuit
- Latch type shut down operation (need 0 voltage recovery)
- Built-in the current limitation circuit

Outline



Absolute Maximum Ratings

			$(Ta = 25^{\circ}C)$
Item	Symbol	Ratings	Unit
Drain to source voltage	V _{DSS}	60	V
Gate to source voltage	V _{GSS}	16	V
Gate to source voltage	V _{GSS}	-2.5	V
Drain current	ID	0.6	А
Body-drain diode reverse drain current	I _{DR}	1	А
Avalanche current	I _{AP} Note3	0.6	А
Avalanche energy	E _{AR} ^{Note3}	1.54	mJ
Cannel dissipation	Pch ^{Note1}	1	W
Cannel dissipation	Pch ^{Note2}	1.5	W
Cannel temperature	Tch	150	٥C
Storage temperature	Tstg	-55 to +150	°C

Notes: 1. 1 Drive operation: When using the glass epoxy board (FR4 40 x 40 x 1.6 mm), PW \leq 10s

2. 2 Drive operation: When using the glass epoxy board (FR4 40 x 40 x 1.6 mm), PW ≤ 10s

3. Tc = 25°C, Rg \geq 50 Ω

Typical Operation Characteristics

						(Ta=25°C)
Item	Symbol	Min	Тур	Max	Unit	Test Conditions
Input voltage	VIH	3.5	_	—	V	
	VIL	_	—	1.2	V	
Input current	I _{IH1}	_	—	100	μA	Vi = 8 V, V _{DS} = 0
(Gate non shut down)	I _{IH2}	_	—	50	μA	Vi = 3.5 V, V _{DS} = 0
	IIL	_	—	1	μA	Vi = 1.2 V, V _{DS} = 0
Input current	I _{IH(sd)1}	_	0.53	—	mA	Vi = 8 V, V _{DS} = 0
(Gate shut down)	I _{IH(sd)2}	_	0.23	—	mA	Vi = 3.5 V, V _{DS} = 0
Shut down temperature	Tsd	_	175	—	°C	Cannel temperature
Gate operation voltage	Vop	3.5	_	12	V	
Drain current (Current limitation)	I _{D limt}	0.6	—	1.0	А	Vi = 5 V, V _{DS} = 3 V

www.DataSheet4U.com




Electrical Characteristics

				1	-	$(Ta = 25^{\circ}C)$	
Item	Symbol	Min	Тур	Max	Unit	Test Conditions	
Drain current	I _{D1}	0.25	—	—	А	$V_{GS} = 3.5 \text{ V}, V_{DS} = 2 \text{ V}$	
	I _{D2}	_	—	10	mA	$V_{GS} = 1.2 \text{ V}, V_{DS} = 2 \text{ V}$	
	I _{D3}	0.6	_	1.0	А	$V_{GS} = 5 V, V_{DS} = 3 V$	
Drain to source breakdown voltage	$V_{(BR)DSS}$	60	—	—	V	$I_D = 10 \text{ mA}, V_{GS} = 0$	
Gate to source breakdown	V _{(BR)GSS}	16	_		V	$I_{G} = 800 \ \mu A, \ V_{DS} = 0$	
voltage	V _{(BR)GSS}	-2.5			V	$I_{G} = -100 \ \mu A, \ V_{DS} = 0$	
Gate to source leak current	I _{GSS1}	_	_	100	μA	$V_{GS} = 8 V, V_{DS} = 0$	
	I _{GSS2}	_	_	50	μΑ	$V_{GS} = 3.5 \text{ V}, V_{DS} = 0$	
	I _{GSS3}			1	μΑ	$V_{GS} = 1.2 \text{ V}, V_{DS} = 0$	
	I _{GSS4}	_		-100	μΑ	$V_{GS} = -2.4 \text{ V}, V_{DS} = 0$	
Input current (shut down)	I _{GS(OP)1}	_	0.53		mA	$V_{GS} = 8 V, V_{DS} = 0$	
	I _{GS(OP)2}	_	0.23		mA	$V_{GS} = 3.5 \text{ V}, V_{DS} = 0$	
Zero gate voltage drain	I _{DSS1}	_	_	10	μΑ	$V_{DS} = 60 \text{ V}, \text{ V}_{GS} = 0$	
current	I _{DSS2}	_	_	10	μΑ	V _{DS} = 48 V, V _{GS} = 0, Ta = 125°C	
Gate to source cut off voltage	V _{GS(off)}	1.4		2.5	V	$V_{DS} = 10 \text{ V}, \text{ I}_{D} = 1 \text{ mA}$	
Forward transfer admittance	y _{fs}	0.26	1.3	—	S	$I_D = 0.5 \text{ A}, V_{DS} = 10 \text{ V}^{Note4}$	
Static drain to source on state	R _{DS(on)}	_	200	300	mΩ	$I_D = 0.5 \text{ A}, V_{GS} = 5 \text{ V}^{Note4}$	
resistance	R _{DS(on)}	_	150	210	mΩ	$I_D = 0.5 \text{ A}, V_{GS} = 10 \text{ V}^{Note4}$	
Output capacitance	Coss	_	140	—	pF	$V_{DS} = 10 \text{ V}, V_{GS} = 0, f = 1 \text{MHz}$	
Turn-on delay time	t _{d(on)}	_	2.9	_	μs	V_{GS} = 5 V, I_D = 0.5 A, R_L = 60 Ω	
Rise time	tr	_	11	_	μs	1	
Turn off delay time	t _{d(off)}	_	0.9	_	μs	7	
Fall time	t _f	_	1	—	μs	7	
Body-drain diode forward	V _{DF}	_	0.9	—	V	$I_F = 1 \text{ A}, V_{GS} = 0$	
voltage							
Body-drain diode reverse recovery time	t _{rr}	—	61	—	ns	$I_F = 1 \text{ A}, \text{ V}_{\text{GS}} = 0, \text{ di}_F/\text{dt} = 50 \text{ A}/\mu\text{s}$	
Over load shut down	t _{os1}	_	85		ms	V _{GS} = 5 V, V _{DD} = 16 V	
operation time note5	t _{os2}	_	30		ms	$V_{GS} = 5 V, V_{DD} = 24 V$	


www.DataSheet4D.com Notes: 4. Pulse test

5. Including the junction temperature rise of the over lorded condition.


Main Characteristics

















RENESAS

Package Dimensions



Ordering Information

Part Name	Quantity	Shipping Container
HAF2026RJ-EL-E	2500 pcs	Taping

Note: For some grades, production may be terminated.

Please contact the Renesas sales office to check the state of production before ordering the product.

www.DataSheet4U.com



Renesas Technology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs! 1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

- Notes regarding these materials
 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.
 The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors. Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).
 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to

- Nonne page (http://www.renessas.com).
 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or ther loss resulting from the information contained herein.
 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- use. 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials. 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited. 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



RENESAS SALES OFFICES

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A www.DataShTel:41ନ:(408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd. Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898

Renesas Technology Hong Kong Ltd. 7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology Singapore Pte. Ltd. 1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510

http://www.renesas.com