

30MHz, Digitally Selectable Four Channel Operational Amplifier

intercil

The HA-2406 is a monolithic device consisting of four op amp input stages that can be individually connected to one output stage by decoding two TTL lines into four channel select signals. In addition to allowing each channel to be addressed, an enable control disconnects all input stages from the output stage when asserted low.

Each input-output combination of the HA-2406 is designed to be a $20V/\mu s$, 30MHz gain-bandwidth amplifier that is stable at a gain of ten. By connecting one external 15pF capacitor all amplifiers are compensated for unity gain operation. The compensation lead may also be used to limit the output swing to TTL levels through suitable clamping diodes and divider networks (see Application Note AN514).

Dielectric isolation and short-circuit protected output stages contribute to the quality and durability of the HA-2406. When used as a simple amplifier, its dynamic performance is very good and when its added versatility is considered, the HA-2406 is unmatched in the analog world. It can replace a number of individual components in analog signal conditioning circuits for digital signal processing systems. Its advantages include saving board space and reducing power supply requirements.

During Disable Mode V_{OUT} goes to V-. For high output impedance during Disable, see HA2444.

For further design ideas, see Application Note AN514.

Pinout





Features

- TTL Compatible Inputs
- Single Capacitor Compensation
- Low Crosstalk.....-110dB

- Offset Voltage......7mV

- Compensation Pin for Unity Gain Capability

Applications

- Digital Control Of
 - Analog Signal Multiplexing
 - Op Amp Gains
 - Oscillator Frequencies
 - Filter Characteristics
 - Comparator Levels

Ordering Information

PART NO.	TEMP RANGE (^o C)	PACKAGE	PKG. NO.
HA3-2406-5	0 to 75	16 Ld PDIP	E16.3

TRUTH TABLE

D1	D0	EN	SELECTED CHANNEL				
L	L	Н	1				
L	Н	Н	2				
Н	L	Н 3	Н 3	3			
Н	Н	Н	4				
Х	Х	L	None, V _{OUT} goes to V-				

Absolute Maximum Ratings T_A = 25°C

Operating Conditions

Temperature Range

HA-2406-5 0°C to 75°C

Thermal Information

Thermal Resistance (Typical, Note 1)	θ _{JA} (^o C/W)
PDIP Package	80
Maximum Junction Temperature (Plastic Package)	150 ⁰ C
Maximum Storage Temperature Range	C to 150 ^o C
Maximum Lead Temperature (Soldering 10s)	300 ⁰ C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. θ_{JA} is measured with the component mounted on an evaluation PC board in free air.

Electrical Specifications Test Conditions: $V_{SUPPLY} = \pm 15.0V$, Unless Otherwise Specified. Digital Inputs: $V_{IL} = +0.5V$, $V_{IH} = +2.4V$. Limits apply to each of the four channels, when addressed.

	TEST		HA-2406-5			
PARAMETER	CONDITIONS	TEMP (^o C)	MIN	ТҮР	MAX	UNITS
INPUT CHARACTERISTICS						•
Offset Voltage		25	-	7	10	mV
		Full	-	-	12	mV
Bias Current (Note 7)		25	-	50	250	nA
		Full	-	-	500	nA
Offset Current (Note 7)		25	-	5	50	nA
		Full	-	-	100	nA
Input Resistance (Note 7)		25	-	30	-	MΩ
Common Mode Range		Full	±9.0	-	-	V
TRANSFER CHARACTERISTICS				1	I	1
Large Signal Voltage Gain	$R_L = 2k\Omega$	25	40	150	-	kV/V
	$V_{OUT} = 20V_{P-P}$	Full	20	-	-	kV/V
Common Mode Rejection Ratio	V _{CM} = ±5V	Full	74	80	-	dB
Gain Bandwidth Product (Notes 2, 9)		25	15	30	-	MHz
Gain Bandwidth Product (Notes 3, 9)		25	3	6	-	MHz
Minimum Stable Gain	C _{COMP} = 0		10	-	-	V/V
OUTPUT CHARACTERISTICS				1	1	1
Output Voltage Swing	$R_L = 2k\Omega$	Full	±10.0	±12.0	-	V
Output Current	$V_{OUT} = \pm 10V$	25	10	15	-	mA
Full Power Bandwidth (Notes 2, 8, 9)	V _{OUT} = 20V _{P-P}	25	240	320	-	kHz
Full Power Bandwidth (Notes 3, 8)	V _{OUT} = 20V _{P-P}	25	64	95	-	kHz
TRANSIENT RESPONSE (Note 10)				1	I	
Rise Time (Note 3)	V _{OUT} = 200mV _{PEAK}	25	-	30	100	ns
Overshoot (Note 3)	V _{OUT} = 200mV _{PEAK}	25	-	25	40	%
Slew Rate (Notes 2, 9)	V _{OUT} = 10V _{P-P}	25	15	20	-	V/µs
Slew Rate (Note 3)	V _{OUT} = 10V _{P-P}	25	4	6	-	Vµs
Settling Time (Notes 3, 4)	V _{OUT} = 10V _{P-P}	25	-	2.0	3.5	μs

Electrical Specifications Test Conditions: $V_{SUPPLY} = \pm 15.0V$, Unless Otherwise Specified. Digital Inputs: $V_{IL} = +0.5V$, $V_{IH} = +2.4V$. Limits apply to each of the four channels, when addressed. (Continued)

	TEST		HA-2406-5			
PARAMETER	CONDITIONS	TEMP (^o C)	MIN	ТҮР	MAX	UNITS
CHANNEL SELECT CHARACTERISTICS						
Digital Input Current	V _{IN} = 0V	Full	-	1	1.5	mA
Digital Input Current	V _{IN} = +5.0V	Full	-	15	-	nA
Output Delay (Notes 5, 9)		25	-	150	300	ns
Crosstalk (Note 6)		25	-74	-110	-	dB
POWER SUPPLY CHARACTERISTICS						
Supply Current		25	-	4.8	7.0	mA
Power Supply Rejection Ratio	$V_{S} = \pm 10V \text{ to } \pm 20V$	Full	74	90	-	dB

NOTES:

2. $A_V = +10$, $C_{COMP} = 0$, $R_L = 2k\Omega$, $C_L = 50pF$.

3. $A_V = +1$, $C_{COMP} = 15pF$, $R_L = 2k\Omega$, $C_L = 50pF$.

4. To 0.1% of final value.

- 5. To 10% of final value; output then slews at normal rate to final value.
- 6. Unselected input to output; $V_{IN} = \pm 10V$.

7. Unselected channels have approximately the same input parameters.

8. Full power Bandwidth based on slew rate measurement using: FPBW = $\frac{\text{Slew Rate}}{2\pi V}$

9. Sample tested.

10. See Figure 13 for test circuit.

Schematic Diagram



Diagram Includes: One Input Stage, Decode Control, Bias Network, and Output Stage

3

 $\frac{\text{Slew Rate}}{2\pi V} \text{PEAK} \ .$

 \forall

IN 02

3

Typical Applications







D0

D1

GND 13

V+

V-

14

12

11

10

9

-15V

DIGITAL GROUND

С

-o +15V

-0

OUT

ENABLE

COMP

DECODE/

CONTROL

OUTPUT

Sample Charging Rate = $\frac{I_1}{C}V/s$

Hold Drift Rate = $\frac{1_2}{C}$ V/s

$$\begin{split} I_2 &\approx 200 \text{ x } 10^{-9} \text{A at } 25^{\text{O}}\text{C} \\ &\approx 600 \text{ x } 10^{-9}\text{A at } -55^{\text{O}}\text{C} \\ &\approx 100 \text{ x } 10^{-9}\text{A at } 125^{\text{O}}\text{C} \end{split}$$

l1 ≈ 150 x 10-6A

 $Q \approx 2 \times 10^{-12} C$

Switch Pedestal Error = $\frac{Q}{C}V$

For more examples, see Intersil Application Note AN514.

Typical Performance Curves







FIGURE 5. POWER SUPPLY CURRENT vs TEMPERATURE



FIGURE 7. FREQUENCY RESPONSE vs C_{COMP}







FIGURE 6. OPEN LOOP FREQUENCY AND PHASE RESPONSE





Typical Performance Curves (Continued)



FIGURE 9. OPEN LOOP VOLTAGE GAIN vs TEMPERATURE







FIGURE 10. OUTPUT VOLTAGE SWING vs FREQUENCY



FIGURE 12. INPUT NOISE vs FREQUENCY



FIGURE 13. SLEW RATE AND TRANSIENT RESPONSE

Dual-In-Line Plastic Packages (PDIP)



NOTES:

- 1. Controlling Dimensions: INCH. In case of conflict between English and Metric dimensions, the inch dimensions control.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- 3. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication No. 95.
- Dimensions A, A1 and L are measured with the package seated in JE-DEC seating plane gauge GS-3.
- 5. D, D1, and E1 dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010 inch (0.25mm).
- E and e_A are measured with the leads constrained to be perpendicular to datum -C-.
- 7. e_B and e_C are measured at the lead tips with the leads unconstrained. e_C must be zero or greater.
- B1 maximum dimensions do not include dambar protrusions. Dambar protrusions shall not exceed 0.010 inch (0.25mm).
- 9. N is the maximum number of terminal positions.
- 10. Corner leads (1, N, N/2 and N/2 + 1) for E8.3, E16.3, E18.3, E28.3, E42.6 will have a B1 dimension of 0.030 0.045 inch (0.76 1.14mm).

E16.3 (JEDEC MS-001-BB ISSUE D)
16 LEAD DUAL-IN-LINE PLASTIC PACKAGE

	INC	INCHES		MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES	
А	-	0.210	-	5.33	4	
A1	0.015	-	0.39	-	4	
A2	0.115	0.195	2.93	4.95	-	
В	0.014	0.022	0.356	0.558	-	
B1	0.045	0.070	1.15	1.77	8, 10	
С	0.008	0.014	0.204	0.355	-	
D	0.735	0.775	18.66	19.68	5	
D1	0.005	-	0.13	-	5	
Е	0.300	0.325	7.62	8.25	6	
E1	0.240	0.280	6.10	7.11	5	
е	0.100	BSC	2.54	BSC	-	
e _A	0.300	BSC	7.62	7.62 BSC		
е _В	-	0.430	-	10.92	7	
L	0.115	0.150	2.93	3.81	4	
N	1	6	1	16		

Rev. 0 12/93

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site www.intersil.com

Sales Office Headquarters

NORTH AMERICA Intersil Corporation P. O. Box 883, Mail Stop 53-204 Melbourne, FL 32902 TEL: (321) 724-7000 FAX: (321) 724-7240 EUROPE Intersil SA Mercure Center 100, Rue de la Fusee 1130 Brussels, Belgium TEL: (32) 2.724.2111 FAX: (32) 2.724.22.05 ASIA Intersil (Taiwan) Ltd. 7F-6, No. 101 Fu Hsing North Road Taipei, Taiwan Republic of China TEL: (886) 2 2716 9310 FAX: (886) 2 2715 3029

7