





TIMING CHARACTERISTICS

Item	Symbol	min.	typ.	max.	Unit
Clock frequency	f_{CL2}	—	—	500	kHz (Note 1)
Clock pulse width (High level)	t_{CWH}	800	—	—	ns
Clock pulse width (Low level)	t_{CWL}	800	—	—	ns
Clock set up time	t_{CSU}	500	—	—	ns
Data set up time	t_{SU}	300	—	—	ns
FLM set up time	t_{FSU}	300	—	—	ns
M delay time	t_{DM}	-1000	0	+1000	ns (Note 2)
FLM hold time	t_{FH}	0	—	—	ns
Data hold time	t_{DH}	300	—	—	ns

Note 1. Optimum frequency for the highest contrast is different by the type of module.

Note 2. Timing of M signal to CLI may be in the range of ± 1000 ns.

Note 3. In adjusting FLM frequency, avoid setting it around the commercial frequency (50Hz $\pm$ 2Hz or 60Hz $\pm$ 2Hz) to prevent LCD flicker.




Fig. 5 Interface timing (data write)




Fig. 6 Interface timing (data read)