

2-WIRE

256K Bits

Serial EEPROM

Copyright © 2011 Giantec Semiconductor Inc. (Giantec). All rights reserved. Giantec reserves the right to make changes to this specification and its products at any time without notice. Giantec products are not designed, intended, authorized or warranted for use as components in systems or equipment intended for critical medical or surgical equipment, aerospace or military, or other applications planned to support or sustain life. It is the customer's obligation to optimize the design in their own products for the best performance and optimization on the functionality and etc. Giantec assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and prior placing orders for products.



Table of Contents

1. Features	
2. General Description	
3. Functional Block Diagram	
4. Pin Configuration	
4.1 8-Pin SOIC and TSSOP	5
4.2 8-Lead UDFN	5
4.3 Pin Definition	5
4.4 Pin Descriptions	5
5. Device Operation	
5.1 2-WIRE Bus	6
5.2 The Bus Protocol	6
5.3 Start Condition	6
5.4 Stop Condition	6
5.5 Acknowledge	6
5.6 Reset	6
5.7 Standby Mode	6
5.8 Device Addressing	6
5.9 Write Operation	6
5.10 Read Operation	7
5.11 Diagrams	
5.12 Timing Diagrams	11
6. Electrical Characteristics	
6.1 Absolute Maximum Ratings	
6.2 Operating Range	
6.3 Capacitance	
6.4 DC Electrical Characteristic	13
6.5 AC Electrical Characteristic	14
7. Ordering Information	
8. Top Markings	
8.1 SOIC Package	
8.2 TSSOP Package	16
8.3 UDFN Package	
9. Package Information	
9.1 SOIC	
9.2 TSSOP	
9.3 UDFN	
10. Revision History	



1. Features

- Two-Wire Serial Interface, I²C[™] Compatible
 - Bi-directional data transfer protocol
- Wide-voltage Operation
 - V_{CC} = 1.7V to 5.5V
- Speed: 400 KHz (1.7V) and 1 MHz (2.5V~5.5V)
- Standby current (max.): 2 μA, 1.7V
- Read operating current (max.): 1 mA
- Write operation current (max.): 3 mA
- Hardware Data Protection
 - Write Protect Pin
- Sequential & Random Read Features
- Memory organization: 256Kb (32,768 x 8)

2. General Description

The GT24C256 is an industrial standard electrically erasable programmable read only memory (EEPROM) device that utilizes the industrial standard 2-wire interface for communications. The GT24C256 contains a memory array of 256K bits (32,768x8), which is organized in 64-byte per page.

The EEPROM operates in a wide voltage range from 1.7V to 5.5V, which fits most application. The product provides low-power operations and low standby current. The device is offered in Lead-free, RoHS, halogen free or Green package. The available package types are 8-pin SOIC, TSSOP, UDFN and CSP.

The GT24C256 is compatible to the standard 2-wire bus protocol. The simple bus consists of Serial Clock (SCL) and Serial Data (SDA) signals. Utilizing such bus protocol, a Master device, such as a microcontroller, can usually control one or more Slave devices, alike this GT24C256. The bit stream over the SDA line includes a series of bytes, which identifies a particular Slave device, an instruction, an address within that Slave device, and a series of data, if appropriate. The GT24C256 also has a Write Protect


- Page Size: 64 bytes
- Page write mode
 - Partial page writes allowed
- Self timed write cycle: 5 ms (max.)
- Noise immunity on inputs, besides Schmitt trigger
- High-reliability
 - Endurance: 1 million cycles
 - Data retention: 100 years
- Industrial grade
- Packages: SOIC, TSSOP, UDFN and CSP
- Lead-free, RoHS, Halogen free, Green

function via WP pin to cease from overwriting the data stored inside the memory array.

In order to refrain the state machine entering into a wrong state during power-up sequence or a power toggle off-on condition, a power on reset circuit is embedded. During power-up, the device does not respond to any instructions until the supply voltage (V_{CC}) has reached an acceptable stable level above the reset threshold voltage. Once V_{CC} passes the power on reset threshold, the device is reset and enters into the Standby mode. This would also avoid any inadvertent Write operations during power-up stage. During power-down process, the device will enter into standby mode, once V_{CC} drops below the power on reset threshold voltage. In addition, the device will be in standby mode after receiving the Stop command, provided that no internal write operation is in progress. Nevertheless, it is not recommended to send a command until the V_{CC} reaches its operating level.




3. Functional Block Diagram






4. Pin Configuration

4.1 8-Pin SOIC and TSSOP



4.2 8-Lead UDFN



4.3 Pin Definition

Pin No.	Pin Name	I/O	Definition
1	A0	I	Device Address Input
2	A1	I	Device Address Input
3	A2	I	Device Address Input
4	GND	-	Ground
5	SDA	I/O	Serial Address and Data input and Data out put
6	SCL	I	Serial Clock Input
7	WP	I	Write Protect Input
8	V _{cc}	-	Power Supply

4.4 Pin Descriptions

SCL

This input clock pin is used to synchronize the data transfer to and from the device.

SDA

The SDA is a bi-directional pin used to transfer addresses and data into and out of the device. The SDA pin is an open drain output and can be wired with other open drain or open collector outputs. However, the SDA pin requires a pull-up resistor connected to the power supply.

A0, A1, A2

The A0, A1 and A2 are the device address inputs.

Typically, the A0, A1, and A2 pins are for hardware addressing and a total of 8 devices can be connected on a

single bus system. When A0, A1, and A2 are left floating, the inputs are defaulted to zero.

WP

WP is the Write Protect pin. While the WP pin is connected to the power supply of GT24C256, the entire array becomes Write Protected (i.e. the device becomes Read only). When WP is tied to Ground or left floating, the normal write operations are allowed.

Vcc

Supply voltage

GND

Ground of supply voltage

5. Device Operation

The GT24C256 serial interface supports communications using industrial standard 2-wire bus protocol, such as I^2C .

5.1 2-WIRE Bus

The two-wire bus is defined as Serial Data (SDA), and Serial Clock (SCL). The protocol defines any device that sends data onto the SDA bus as a transmitter, and the receiving devices as receivers. The bus is controlled by Master device that generates the SCL, controls the bus access, and generates the Start and Stop conditions. The GT24C256 is the Slave device.

5.2 The Bus Protocol

Data transfer may be initiated only when the bus is not busy. During a data transfer, the SDA line must remain stable whenever the SCL line is high. Any changes in the SDA line while the SCL line is high will be interpreted as a Start or Stop condition.

The state of the SDA line represents valid data after a Start condition. The SDA line must be stable for the duration of the High period of the clock signal. The data on the SDA line may be changed during the Low period of the clock signal. There is one clock pulse per bit of data. Each data transfer is initiated with a Start condition and terminated by a Stop condition.

5.3 Start Condition

The Start condition precedes all commands to the device and is defined as a High to Low transition of SDA when SCL is High. The EEPROM monitors the SDA and SCL lines and will not respond until the Start condition is met.

5.4 Stop Condition

The Stop condition is defined as a Low to High transition of SDA when SCL is High. All operations must end with a Stop condition.

5.5 Acknowledge

After a successful data transfer, each receiving device is required to generate an ACK. The Acknowledging device pulls down the SDA line.

5.6 Reset

The GT24C256 contains a reset function in case the 2-wire bus transmission on is accidentally interrupted (e.g. a power loss), or needs to be terminated mid-stream. The reset is initiated when the Master device creates a Start condition. To do this, it may be necessary for the Master device to monitor the SDA line while cycling the SCL up to nine times. (For each clock signal transition to High, the Master checks for a High level on SDA.)

5.7 Standby Mode

While in standby mode, the power consumption is minimal. The GT24C256 enters into standby mode during one of the following conditions: a) After Power-up, while no Op-code is sent; b) After the completion of an operation and followed by the Stop signal, provided that the previous operation is not Write related; or c) After the completion of any internal write operations.

5.8 Device Addressing

The Master begins a transmission on by sending a Start condition, then sends the address of the particular Slave devices to be communicated. The Slave device address is 8 bits format as shown in Figure. 5-5.

The four most significant bits of the Slave address are fixed (1010) for GT24C256.

The next three bits, A0, A1 and A2, of the Slave address are specifically related to EEPROM. Up to eight GT24C256 units can be connected to the 2-wire bus.

The last bit of the Slave address specifies whether a Read or Write operation is to be performed. When this bit is set to 1, Read operation is selected. While it is set to 0, Write operation is selected.

After the Master transmits the Start condition and Slave address byte appropriately, the associated 2-wire Slave device, GT24C256, will respond with ACK on the SDA line. Then GT24C256 will pull down the SDA on the ninth clock cycle, signaling that it received the eight bits of data.

The GT24C256 then prepares for a Read or Write operation by monitoring the bus.

5.9 Write Operation

5.9.1 Byte Write

In the Byte Write mode, the Master device sends the Start



condition and the Slave address information (with the R/W set to Zero) to the Slave device. After the Slave generates an ACK, the Master sends the byte address that is to be written into the address pointer of the GT24C256. After receiving another ACK from the Slave, the Master device transmits the data byte to be written into the address memory location. The GT24C256 acknowledges once more and the Master generates the Stop condition, at which time the device begins its internal programming cycle. While this internal cycle is in progress, the device will not respond to any request from the Master device.

5.9.2 Page Write

The GT24C256 is capable of 64-byte Page-Write operation. A Page-Write is initiated in the same manner as a Byte Write, but instead of terminating the internal Write cycle after the first data word is transferred, the Master device can transmit up to 63 more bytes. After the receipt of each data word, the EEPROM responds immediately with an ACK on SDA line, and the six lower order data word address bits are internally incremented by one, while the higher order bits of the data word address remain constant. If a byte address is incremented from the last byte of a page, it returns to the first byte of that page. If the Master device should transmit more than 64 bytes prior to issuing the Stop condition, the address counter will "roll over," and the previously written data will be overwritten. Once all 64 bytes are received and the Stop condition has been sent by the Master, the internal programming cycle begins. At this point, all received data is written to the GT24C256 in a single Write cycle. All inputs are disabled until completion of the internal Write cycle.

5.9.3 Acknowledge (ACK) Polling

The disabling of the inputs can be used to take advantage of the typical Write cycle time. Once the Stop condition is issued to indicate the end of the host's Write operation, the GT24C256 initiates the internal Write cycle. ACK polling can be initiated immediately. This involves issuing the Start condition followed by the Slave address for a Write operation. If the EEPROM is still busy with the Write operation, no ACK will be returned. If the GT24C256 has



completed the Write operation, an ACK will be returned and the host can then proceed with the next Read or Write operation.

5.10 Read Operation

Read operations are initiated in the same manner as Write operations, except that the (R/W) bit of the Slave address is set to "1". There are three Read operation options: current address read, random address read and sequential read.

5.10.1 Current Address Read

The GT24C256 contains an internal address counter which maintains the address of the last byte accessed, incremented by one. For example, if the previous operation is either a Read or Write operation addressed to the address location n, the internal address counter would increment to address location n+1. When the EEPROM receives the Slave Addressing Byte with a Read operation (R/W bit set to "1"), it will respond an ACK and transmit the 8-bit data byte stored at address location n+1. The Master should not acknowledge the transfer but should generate a Stop condition so the GT24C256 discontinues transmission. If 'n' is the last byte of the memory, the data from location '0' will be transmitted. (Refer to Figure 5-8. Current Address Read Diagram.)

5.10.2 Random Address Read

Selective Read operations allow the Master device to select at random any memory location for a Read operation. The Master device first performs a 'dummy' Write operation by sending the Start condition, Slave address and byte address of the location it wishes to read. After the GT24C256 acknowledges the byte address, the Master device resends the Start condition and the Slave address, this time with the R/W bit set to one. The EEPROM then responds with its ACK and sends the data requested. The Master device does not send an ACK but will generate a Stop condition. (Refer to Figure 5-9. Random Address Read Diagram.)

5.10.3 Sequential Read

Sequential Reads can be initiated as either a Current Address Read or Random Address Read. After the GT24C256 sends the initial byte sequence, the Master




device now responds with an ACK indicating it requires additional data from the GT24C256. The EEPROM continues to output data for each ACK received. The Master device terminates the sequential Read operation by pulling SDA High (no ACK) indicating the last data word to be read, followed by a Stop condition. The data output is sequential, with the data from address n followed by the data from 5.11 Diagrams

address n+1,n+2 ... etc. The address counter increments by one automatically, allowing the entire memory contents to be serially read during sequential Read operation. When the memory address boundary of the array is reached, the address counter "rolls over" to address 0, and the device continues to output data. (Refer to Figure 5-10. Sequential Read Diagram).

Figure 5-1. Typical System Bus Configuration Vrr SDA SCL Master GT24CXX Transmitter/Receiver

Figure 5-2. Output Acknowledge












Figure 5-4. Data Validity Protocol

	Figure 5-5. Slave Address								
D	it	7	6	Б	1	3	2	1	0
D		/ 	0	5		-		I	0
		1	0	1	0	A2	A1	A0	R/W






Figure 5-7. Page Write









Figure 5-8. Current Address Read









Figure 5-10. Sequential Read





5.12 Timing Diagrams







6. Electrical Characteristics

6.1 Absolute Maximum Ratings

Symbol	Parameter	Value	Unit
Vs	Supply Voltage	-0.5 to + 6.5	V
VP	Voltage on Any Pin	–0.5 to V _{CC} + 0.5	V
T _{BIAS}	Temperature Under Bias	-55 to +125	°C
T _{STG}	Storage Temperature	-65 to +150	°C
lout	Output Current	5	mA

Note: Stress greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

6.2 Operating Range

Range	Ambient Temperature (T _A)	Vcc
Industrial	-40°C to +85°C	1.7V to 5.5V

Note: Giantec offers Industrial grade for Commercial applications (0°C to +70°C).

6.3 Capacitance

Symbol	Parameter ^[1, 2]	Conditions	Max.	Unit
C _{IN}	Input Capacitance	$V_{IN} = 0V$	6	pF
C _{I/O}	Input / Output Capacitance	$V_{I/O} = 0V$	8	pF

Notes: ^[1] Tested initially and after any design or process changes that may affect these parameters and not 100% tested. ^[2] Test conditions: $T_A = 25^{\circ}C$, f = 1 MHz, $V_{CC} = 5.0V$.



6.4 DC Electrical Characteristic

Industrial: $T_A = -40^{\circ}$ C to +85°C, $V_{cc} = 1.7$ V ~ 5.5V

Symbol	Parameter [1]	Vcc	Test Conditions	Min.	Max.	Unit
Vcc	Supply Voltage			1.7	5.5	V
VIH	Input High Voltage			0.7*V _{CC}	V _{CC} +1	V
VIL	Input Low Voltage			-1	0.3* V _{CC}	V
ILI	Input Leakage Current	5 V	$V_{IN} = V_{CC} max$	_	2	μA
I _{LO}	Output Leakage Current	5V		_	2	μA
V _{OL1}	Output Low Voltage	1.7V	I _{OL} = 0.15 mA		0.2	V
V _{OL2}	Output Low Voltage	2.5V	I _{OL} = 2.1 mA	_	0.4	V
I _{SB1}	Standby Current	1.7V	$V_{IN} = V_{CC} \text{ or } GND$	_	2	μA
I _{SB2}	Standby Current	2.5V	$V_{IN} = V_{CC} \text{ or } GND$	_	2	μA
I _{SB3}	Standby Current	5V	$V_{IN} = V_{CC} \text{ or } GND$	_	2	μA
		1.7V	Read at 400 KHz		0.5	mA
I _{CC1}	Read Current	2.5V	Read at 1 MHz	_	1	mA
		5.5V	Read at 1 MHz	_	1	mA
		1.7V	Write at 400 KHz	_	1	mA
I _{CC2}	Write Current	2.5V	Write at 1 MHz	_	2	mA
		5.5V	Write at 1 MHz	—	3	mA

Note: The parameters are characterized but not 100% tested.



6.5 AC Electrical Characteristic

Industrial: $T_A = -40^{\circ}C$ to +85°C, Supply voltage = 1.7V to 5.5V

Course a l	D = m = m = 4 = m [4] [2]	1.7V≤Vcc<2.5V		2.5V≤V	cc<4.5V	4.5V≤Vcc≤5.5V		Unit
Symbol	Parameter ^{[1] [2]}	Min.	Max.	Min.	Max.	Min.	Max.	Unit
F _{SCL}	SCK Clock Frequency		400		1000		1000	KHz
T _{LOW}	Clock Low Period	1200	_	400	_	400	_	ns
T _{HIGH}	Clock High Period	600	_	400	—	400		ns
T _R	Rise Time (SCL and SDA)	_	300	—	300	—	300	ns
T _F	Fall Time (SCL and SDA)	_	300	—	100	—	100	ns
T _{SU:STA}	Start Condition Setup Time	500	_	200	—	200	_	ns
T _{SU:STO}	Stop Condition Setup Time	500	—	200	—	200		ns
T _{HD:STA}	Start Condition Hold Time	500	—	200	—	200		ns
$T_{SU:DAT}$	Data In Setup Time	100	—	40	—	40		ns
T _{HD:DAT}	Data In Hold Time	0	—	0	—	0		ns
T_{AA}	Clock to Output Access time (SCL Low to SDA Data Out Valid)	100	900	50	400	50	400	ns
T _{DH}	Data Out Hold Time (SCL Low to SDA Data Out Change)	100	_	50	_	50	_	ns
T _{WR}	Write Cycle Time	_	5	_	5	_	5	ms
T _{BUF}	Bus Free Time Before New Transmission	1000	—	400	_	400		ns
T _{SU:WP}	WP pin Setup Time	1000	_	400	—	400		ns
T _{HD:WP}	WP pin Hold Time	1200	_	1200	—	1200	_	ns
Т	Noise Suppression Time	—	100	_	50	_	50	ns

Notes: ^[1] The parameters are characterized but not 100% tested.

^[2] AC measurement conditions:

 R_L (connects to V_{CC}): 1.3 k Ω (2.5V, 5.0V), 10 k Ω (1.7V)

C_L = 100 pF

Input pulse voltages: $0.3^{*}V_{\text{CC}}$ to $0.7^{*}V_{\text{CC}}$

Input rise and fall times: \leq 50 ns

Timing reference voltages: half V_{CC} level



7. Ordering Information

Voltage Range	Part Number*	Package (8-pin)*	
1.7V to 5.5V	GT24C256-2GLI-TR	150-mil SOIC	
	GT24C256-2ZLI-TR	3 x 4.4 mm TSSOP	
	GT24C256-2UDLI-TR	2 x 3 x 0.55 mm UDFN	
	GT24C256-2CLI-TR	CSP	

Industrial Grade: -40°C to +85°C, Lead-free

1. Contact Giantec Sales Representatives for availability and other package information.

2. The product is packed in tape and reel "-TR" (4K per reel), except UDFN is 5K per reel.

3. Refer to Giantec website for related declaration document on lead free, RoHS, halogen free or Green, whichever is applicable.

4. Giantec offers Industrial grade for Commercial applications (0°C to +70°C).



8. Top Markings

8.1 SOIC Package



8.2 TSSOP Package



8.3 UDFN Package



G: Giantec Logo 4256-2<u>G</u>LI: GT24C256-2GLI-TR YWW: Date Code, Y=year, WW=week

GT: Giantec Logo 4256-2<u>Z</u>LI: GT24C256-2ZLI-TR YWW: Date Code, Y=year, WW=week


GT: Giantec Logo <u>48</u>: GT24C256-2UDLI-TR <u>YWW</u>: Date Code, Y=year, WW=week

Giantec Semiconductor, Inc. C4





9.1 SOIC




8L 150mil SOIC Package Outline





9.2 **TSSOP**

8L 3x4.4mm TSSOP Package Outline




Giantec Semiconductor, Inc. C4



9.3 UDFN

8L 2x3mm UDFN Package Outline





10. Revision History

Revision	Date	Descriptions
A0	Jan. 2010	Initial version
A1	Jun. 2011	New datasheet format
A2	Jan. 2012	Change V _{CC} from 1.8V to 1.7V
A3	Oct. 2013	Update Cu wire top marking
C4	Oct. 2013	Revise SOIC/SOP to SOIC