

100-Pin TQFP Commercial Temp Industrial Temp

# 1M x 18 and 512K x 36 18Mb Sync Burst SRAMs

333 MHz–250 MHz 1.8 V V<sub>DD</sub> 1.8 V I/O

### Features

- FT pin for user-configurable flow through or pipeline operation
- Single Cycle Deselect (SCD) operation
- 1.8 V +10%/–10% core power supply
- 1.8 V I/O supply
- **LBO** pin for Linear or Interleaved Burst mode
- Internal input resistors on mode pins allow floating mode pins
- Default to Interleaved Pipeline mode
- Byte Write  $(\overline{BW})$  and/or Global Write  $(\overline{GW})$  operation
- Internal self-timed write cycle
- Automatic power-down for portable applications
- JEDEC-standard 100-lead TQFP package
- Pb-Free 100-lead TQFP package available

### **Functional Description**

#### Applications

The GS8160V18/36CT is an 18,874,368-bit (16,777,216-bit for x32 version) high performance synchronous SRAM with a 2-bit burst address counter. Although of a type originally developed for Level 2 Cache applications supporting high performance CPUs, the device now finds application in synchronous SRAM applications, ranging from DSP main store to networking chip set support.

#### Controls

Addresses, data I/Os, chip enables ( $\overline{E1}$ , E2,  $\overline{E3}$ ), address burst control inputs ( $\overline{ADSP}$ ,  $\overline{ADSC}$ ,  $\overline{ADV}$ ), and write control inputs ( $\overline{Bx}$ ,  $\overline{BW}$ ,  $\overline{GW}$ ) are synchronous and are controlled by a positive-edge-triggered clock input (CK). Output enable ( $\overline{G}$ ) and power down control (ZZ) are asynchronous inputs. Burst

cycles can be initiated with either  $\overline{\text{ADSP}}$  or  $\overline{\text{ADSC}}$  inputs. In Burst mode, subsequent burst addresses are generated internally and are controlled by  $\overline{\text{ADV}}$ . The burst address counter may be configured to count in either linear or interleave order with the Linear Burst Order ( $\overline{\text{LBO}}$ ) input. The Burst function need not be used. New addresses can be loaded on every cycle with no degradation of chip performance.

#### Flow Through/Pipeline Reads

The function of the Data Output register can be controlled by the user via the FT mode pin (Pin 14). Holding the FT mode pin low places the RAM in Flow Through mode, causing output data to bypass the Data Output Register. Holding FT high places the RAM in Pipeline mode, activating the risingedge-triggered Data Output Register.

#### Byte Write and Global Write

Byte write operation is performed by using Byte Write enable  $(\overline{BW})$  input combined with one or more individual byte write signals ( $\overline{Bx}$ ). In addition, Global Write ( $\overline{GW}$ ) is available for writing all bytes at one time, regardless of the Byte Write control inputs.

#### Sleep Mode

Low power (Sleep mode) is attained through the assertion (High) of the ZZ signal, or by stopping the clock (CK). Memory data is retained during Sleep mode.

#### **Core and Interface Voltages**

The GS8160V18/36CT operates on a 1.8 V power supply. All input are 1.8 V compatible. Separate output power ( $V_{DDQ}$ ) pins are used to decouple output noise from the internal circuits and are 1.8 V compatible.

		-333	-300	-250	Unit
Pipeline	t <sub>KQ</sub>	2.5	2.5	2.5	ns
	tCycle	3.0	3.3	4.0	ns
3-1-1-1 Curr (x1	Curr (x18)	375	335	280	mA
	Curr (x32/x36)	435	390	330	mA
Flow Through	t <sub>KQ</sub>	4.5	5.0	5.5	ns
	tCycle	4.5	5.0	5.5	ns
2-1-1-1	Curr (x18)	280	230	210	mA
	Curr (x32/x36)	335	270	240	mA

### **Parameter Synopsis**

www.pataSheet/blocom


1/21

© 2004, GSI Technology

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.




GS8160V18C 100-Pin TQFP Pinout





GS8160V36C 100-Pin TQFP Pinout






# **TQFP** Pin Description

Symbol	Туре	Description
A0, A1	I	Address field LSBs and Address Counter preset Inputs
A	I	Address Inputs
DQA DQB DQC DQD	I/O	Data Input and Output pins
NC		No Connect
BW	I	Byte Write—Writes all enabled bytes; active low
BA, BB, BC, BD	I	Byte Write Enable for DQA, DQB Data I/Os; active low
СК	I	Clock Input Signal; active high
GW	I	Global Write Enable—Writes all bytes; active low
Ē1, Ē3	I	Chip Enable; active low
E2	I	Chip Enable; active high
G	I	Output Enable; active low
ADV	I	Burst address counter advance enable; active low
ADSP, ADSC	I	Address Strobe (Processor, Cache Controller); active low
ZZ	I	Sleep Mode control; active high
FT	I	Flow Through or Pipeline mode; active low
LBO	I	Linear Burst Order mode; active low
V <sub>DD</sub>	I	Core power supply
V <sub>SS</sub>		I/O and Core Ground
V <sub>DDQ</sub>		Output driver power supply



### GS8160V18/36C Block Diagram



Note: Only x36 version shown for simplicity.



### **Mode Pin Functions**

Mode Name	Pin Name	State	Function
Burst Order Control	LBO	L	Linear Burst
Buist Order Control	LDO	Н	Interleaved Burst
Output Register Control	FT	L	Flow Through
	ГІ	H or NC	Pipeline
Dower Down Control	77	L or NC	Active
Power Down Control	ZZ	Н	Standby, I <sub>DD</sub> = I <sub>SB</sub>

#### Note:

There is a pull-up device on the  $\overline{FT}$  pin and a pull-down device on the ZZ pin, so this input pin can be unconnected and the chip will operate in the default states as specified in the above tables.

#### **Burst Counter Sequences**

### **Linear Burst Sequence**

	A[1:0]	A[1:0]	A[1:0]	A[1:0]
1st address	00	01	10	11
2nd address	01	10	11	00
3rd address	10	11	00	01
4th address	11	00	01	10

#### Note:

The burst counter wraps to initial state on the 5th clock.

### Interleaved Burst Sequence

	A[1:0]	A[1:0]	A[1:0]	A[1:0]
1st address	00	01	10	11
2nd address	01	00	11	10
3rd address	10	11	00	01
4th address	11	10	01	00

#### Note:

The burst counter wraps to initial state on the 5th clock.

BPR 1999.05.18



## **Byte Write Truth Table**

Function	GW	BW	BA	Вв	Bc	BD	Notes
Read	Н	Н	Х	Х	Х	Х	1
Read	Н	L	Н	Н	Н	Н	1
Write byte a	Н	L	L	Н	Н	Н	2, 3
Write byte b	Н	L	Н	L	Н	Н	2, 3
Write byte c	Н	L	Н	Н	L	Н	2, 3, 4
Write byte d	Н	L	Н	Н	Н	L	2, 3, 4
Write all bytes	Н	L	L	L	L	L	2, 3, 4
Write all bytes	L	Х	Х	Х	Х	Х	

#### Notes:

1. All byte outputs are active in read cycles regardless of the state of Byte Write Enable inputs.

2. Byte Write Enable inputs BA, BB, BC and/or BD may be used in any combination with BW to write single or multiple bytes.

3. All byte I/Os remain High-Z during all write operations regardless of the state of Byte Write Enable inputs.

4. Bytes "C" and "D" are only available on the x32 and x36 versions.



### Synchronous Truth Table

Operation	Address Used	State Diagram Key <sup>5</sup>	Ē1	E <sup>2</sup>	ADSP	ADSC	ADV	₩ <sup>3</sup>	DQ <sup>4</sup>
Deselect Cycle, Power Down	None	X	Н	X	Х	L	Х	Х	High-Z
Deselect Cycle, Power Down	None	Х	L	F	L	Х	Х	Х	High-Z
Deselect Cycle, Power Down	None	X	L	F	Н	L	Х	Х	High-Z
Read Cycle, Begin Burst	External	R	L	Т	L	Х	Х	Х	Q
Read Cycle, Begin Burst	External	R	L	Т	Н	L	Х	F	Q
Write Cycle, Begin Burst	External	W	L	Т	Н	L	Х	Т	D
Read Cycle, Continue Burst	Next	CR	Х	X	Н	Н	L	F	Q
Read Cycle, Continue Burst	Next	CR	Н	Х	Х	Н	L	F	Q
Write Cycle, Continue Burst	Next	CW	Х	X	Н	Н	L	Т	D
Write Cycle, Continue Burst	Next	CW	Н	Х	Х	Н	L	Т	D
Read Cycle, Suspend Burst	Current		Х	Х	Н	Н	Н	F	Q
Read Cycle, Suspend Burst	Current		Н	Х	Х	Н	Н	F	Q
Write Cycle, Suspend Burst	Current		Х	Х	Н	Н	Н	Т	D
Write Cycle, Suspend Burst	Current		Н	Х	Х	Н	Н	Т	D

### Notes:

1. X = Don't Care, H = High, <u>L</u> = Low

2. E = T (True) if  $E_2 = 1$  and  $\overline{E}_3 = 0$ ; E = F (False) if  $E_2 = 0$  or  $\overline{E}_3 = 1$ 

3. <u>W</u> = T (True) and F (False) is defined in the Byte Write Truth Table preceding.

4.  $\overline{G}$  is an asynchronous input.  $\overline{G}$  can be driven high at any time to disable active output drivers.  $\overline{G}$  low can only enable active drivers (shown as "Q" in the Truth Table above).


5. All input combinations shown above are tested and supported. Input combinations shown in gray boxes need not be used to accomplish basic synchronous or synchronous burst operations and may be avoided for simplicity.

6. Tying ADSP high and ADSC low allows simple non-burst synchronous operations. See **BOLD** items above.

7. Tying ADSP high and ADV low while using ADSC to load new addresses allows simple burst operations. See *ITALIC* items above.



### **Simplified State Diagram**




#### Notes:

- 1. The diagram shows only supported (tested) synchronous state transitions. The diagram presumes  $\overline{G}$  is tied low.
- 2. The upper portion of the diagram assumes active use of only the Enable (E1, E2, and E3) and Write (BA, BB, BC, BD, BW, and GW) control inputs, and that ADSP is tied high and ADSC is tied low.
- 3. The upper and lower portions of the diagram together assume active use of only the Enable, Write, and ADSC control inputs, and assumes ADSP is tied high and ADV is tied low.



# Simplified State Diagram with $\overline{G}$



#### Notes:

- 1. The diagram shows supported (tested) synchronous state transitions plus supported transitions that depend upon the use of  $\overline{G}$ .
- 2. Use of "Dummy Reads" (Read Cycles with G High) may be used to make the transition from Read cycles to Write cycles without passing through a Deselect cycle. Dummy Read cycles increment the address counter just like normal read cycles.
- 3. Transitions shown in gray tone assume  $\overline{G}$  has been pulsed high long enough to turn the RAM's drivers off and for incoming data to meet Data Input Set Up Time.



# **Absolute Maximum Ratings**

(All voltages reference to  $V_{SS}$ )

Symbol	Description	Value	Unit
V <sub>DD</sub>	Voltage on V <sub>DD</sub> Pins	-0.5 to 3.6	V
V <sub>DDQ</sub>	Voltage in V <sub>DDQ</sub> Pins	-0.5 to 3.6	V
V <sub>I/O</sub>	Voltage on I/O Pins	-0.5 to $V_{DDQ}$ +0.5 ( $\leq$ 3.6 V max.)	V
V <sub>IN</sub>	Voltage on Other Input Pins	-0.5 to V <sub>DD</sub> +0.5 ( $\leq$ 3.6 V max.)	V
I <sub>IN</sub>	Input Current on Any Pin	+/20	mA
I <sub>OUT</sub>	Output Current on Any I/O Pin	+/20	mA
P <sub>D</sub>	Package Power Dissipation	1.5	W
T <sub>STG</sub>	Storage Temperature	-55 to 125	°C
T <sub>BIAS</sub>	Temperature Under Bias	-55 to 125	٥C

#### Note:

Permanent damage to the device may occur if the Absolute Maximum Ratings are exceeded. Operation should be restricted to Recommended Operating Conditions. Exposure to conditions exceeding the Absolute Maximum Ratings, for an extended period of time, may affect reliability of this component.

### **Power Supply Voltage Ranges**

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
1.8 V Supply Voltage	V <sub>DD1</sub>	1.6	1.8	2.0	V	
1.8 V V <sub>DDQ</sub> I/O Supply Voltage	V <sub>DDQ1</sub>	1.6	1.8	2.0	V	

Notes:

1. The part numbers of Industrial Temperature Range versions end the character "I". Unless otherwise noted, all performance specifications quoted are evaluated for worst case in the temperature range marked on the device.

2. Input Under/overshoot voltage must be -2 V > Vi < V<sub>DDn</sub>+2 V not to exceed 3.6 V maximum, with a pulse width not to exceed 20% tKC.



## Logic Levels


Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
V <sub>DD</sub> Input High Voltage	V <sub>IH</sub>	0.6*V <sub>DD</sub>	_	V <sub>DD</sub> + 0.3	V	1
V <sub>DD</sub> Input Low Voltage	V <sub>IL</sub>	-0.3	_	0.3*V <sub>DD</sub>	V	1
V <sub>DDQ</sub> I/O Input High Voltage	V <sub>IHQ</sub>	0.6*V <sub>DD</sub>	_	V <sub>DDQ</sub> + 0.3	V	1,3
V <sub>DDQ</sub> I/O Input Low Voltage	V <sub>ILQ</sub>	-0.3	_	0.3*V <sub>DD</sub>	V	1,3

Notes:


1. The part numbers of Industrial Temperature Range versions end the character "I". Unless otherwise noted, all performance specifications quoted are evaluated for worst case in the temperature range marked on the device.

- 2. Input Under/overshoot voltage must be -2 V > Vi < V<sub>DDn</sub>+2 V not to exceed 3.6 V maximum, with a pulse width not to exceed 20% tKC.
- 3. V<sub>IHQ</sub> (max) is voltage on V<sub>DDQ</sub> pins plus 0.3 V.

### **Undershoot Measurement and Timing**



#### **Overshoot Measurement and Timing**



### Capacitance

 $(T_A = 25^{\circ}C, f = 1 \text{ MHz}, V_{DD} = 2.5 \text{ V})$ 

Parameter	Symbol	Test conditions	Тур.	Max.	Unit
Input Capacitance	C <sub>IN</sub>	V <sub>IN</sub> = 0 V	4	5	pF
Input/Output Capacitance	C <sub>I/O</sub>	V <sub>OUT</sub> = 0 V	6	7	pF

Note:

These parameters are sample tested.




### **AC Test Conditions**

Parameter	Conditions
Input high level	V <sub>DD</sub> – 0.2 V
Input low level	0.2 V
Input slew rate	1 V/ns
Input reference level	V <sub>DD</sub> /2
Output reference level	V <sub>DDQ</sub> /2
Output load	Fig. 1

#### Notes:

- 1. Include scope and jig capacitance.
- 2. Test conditions as specified with output loading as shown in **Fig. 1** unless otherwise noted.
- 3. Device is deselected as defined by the Truth Table.



### **DC Electrical Characteristics**

Parameter	Symbol	Test Conditions	Min	Max
Input Leakage Current (except mode pins)	Ι <sub>ΙL</sub>	$V_{IN} = 0$ to $V_{DD}$	—1 uA	1 uA
ZZ Input Current	I <sub>IN1</sub>	$\begin{array}{l} V_{DD} \geq V_{IN} \geq V_{IH} \\ 0 \ V \leq V_{IN} \leq V_{IH} \end{array}$	—1 uA —1 uA	1 uA 100 uA
FT Input Current	I <sub>IN2</sub>	$\begin{array}{l} V_{DD} \geq V_{IN} \geq V_{IL} \\ 0 \ V \leq V_{IN} \leq V_{IL} \end{array} \end{array} \label{eq:VDD}$	–100 uA –1 uA	1 uA 1 uA
Output Leakage Current	I <sub>OL</sub>	Output Disable, $V_{OUT}$ = 0 to $V_{DD}$	—1 uA	1 uA
Output High Voltage	V <sub>OH1</sub>	I <sub>OH</sub> =4 mA, V <sub>DDQ</sub> = 1.6 V	V <sub>DDQ</sub> – 0.4 V	_
Output Low Voltage	V <sub>OL1</sub>	I <sub>OL</sub> = 4 mA, V <sub>DD</sub> = 1.6 V	—	0.4 V



# **Operating Currents**

					-333		-300		-250			
Parameter	Test Conditions	Mode		Symbol	0 to 70°C	-40 to 85°C	0 to °C	-40 to 85°C	0 to 70°C	-40 to 85°C	Unit	
Device Selected;OperatingAll other inputsCurrent≥V <sub>IH</sub> or ≤ V <sub>IL</sub> Output open	(x36)	Pipeline	I <sub>DD</sub> I <sub>DDQ</sub>	385 50	395 50	345 45	355 45	290 40	300 40	mA		
		Flow Through	I <sub>DD</sub> I <sub>DDQ</sub>	300 35	310 35	240 30	250 30	220 20	230 20	mA		
			Pipeline	I <sub>DD</sub> I <sub>DDQ</sub>	345 30	355 30	310 25	320 25	260 20	270 20	mA	
		(210)	(10)	Flow Through	I <sub>DD</sub> I <sub>DDQ</sub>	260 20	270 20	215 15	225 15	200 10	210 10	mA
Standby	$ZZ \ge V_{DD} - 0.2 V$	ndby $77 > V_{} = 0.2 V$		Pipeline	I <sub>SB</sub>	40	50	40	50	40	50	mA
Current			Flow Through	I <sub>SB</sub>	40	50	40	50	40	50	mA	
Deselect Current	$\begin{array}{l} \mbox{Device Deselected;} \\ \mbox{All other inputs} \\ \geq V_{IH} \mbox{ or } \leq V_{IL} \end{array}$	-	Pipeline	I <sub>DD</sub>	85	90	85	90	85	90	mA	
			Flow Through	I <sub>DD</sub>	60	65	60	65	60	65	mA	

#### Notes:

1.  $I_{DD}$  and  $I_{DDQ}$  apply to any combination of  $V_{DD}$  and  $V_{DDQ}$  operation.

2. All parameters listed are worst case scenario.



# **AC Electrical Characteristics**

	Parameter	Symbol	-33	-333		-300		-250	
	Faranieter	Symbol	Min	Max	Min	Max	Min	Max	Unit
	Clock Cycle Time	tKC	3.0	—	3.3	_	4.0	—	ns
	Clock to Output Valid	tKQ	—	2.5	—	2.5	_	2.5	ns
Pipeline	Clock to Output Invalid	tKQX	1.5	—	1.5	—	1.5	_	ns
Fipelille	Clock to Output in Low-Z	tLZ <sup>1</sup>	1.5	—	1.5	—	1.5	—	ns
	Setup time	tS	1.0		1.0	—	1.2	—	ns
	Hold time	tH	0.1	_	0.1	—	0.2	—	ns
	Clock Cycle Time	tKC	4.5	—	5.0	—	5.5	_	ns
	Clock to Output Valid	tKQ	—	4.5	—	5.0	_	5.5	ns
	Clock to Output Invalid	tKQX	2.0	—	2.0	_	2.0	_	ns
Flow Through	Clock to Output in Low-Z	tLZ <sup>1</sup>	2.0	—	2.0	-	2.0	—	ns
	Setup time	tS	1.3	—	1.4	—	1.5	_	ns
	Hold time	tH	0.3	—	0.4	_	0.5	_	ns
	Clock HIGH Time	tKH	1.0	—	1.0	—	1.3	_	ns
	Clock LOW Time	tKL	1.2	—	1.2	_	1.5	—	ns
-	Clock to Output in High-Z	tHZ <sup>1</sup>	1.5	2.5	1.5	2.5	1.5	2.5	ns
	G to Output Valid	tOE	—	2.5	—	2.5	—	2.5	ns
	$\overline{G}$ to output in Low-Z	tOLZ <sup>1</sup>	0		0	—	0	_	ns
F	$\overline{G}$ to output in High-Z	tOHZ <sup>1</sup>	—	2.5	_	2.5	_	2.5	ns
F	ZZ setup time	tZZS <sup>2</sup>	5	—	5	—	5	_	ns
F	ZZ hold time	tZZH <sup>2</sup>	1	—	1	—	1	_	ns
-	ZZ recovery	tZZR	20	—	20	—	20	—	ns


#### Notes:

2. ZZ is an asynchronous signal. However, in order to be recognized on any given clock cycle, ZZ must meet the specified setup and hold times as specified above.

<sup>1.</sup> These parameters are sampled and are not 100% tested.




# **Pipeline Mode Timing**





# Flow Through Mode Timing






### Sleep Mode

During normal operation, ZZ must be pulled low, either by the user or by its internal pull down resistor. When ZZ is pulled high, the SRAM will enter a Power Sleep mode after 2 cycles. At this time, internal state of the SRAM is preserved. When ZZ returns to low, the SRAM operates normally after ZZ recovery time.

Sleep mode is a low current, power-down mode in which the device is deselected and current is reduced to  $I_{SB}2$ . The duration of Sleep mode is dictated by the length of time the ZZ is in a High state. After entering Sleep mode, all inputs except ZZ become disabled and all outputs go to High-Z The ZZ pin is an asynchronous, active high input that causes the device to enter Sleep mode. When the ZZ pin is driven high,  $I_{SB}2$  is guaranteed after the time tZZI is met. Because ZZ is an asynchronous input, pending operations or operations in progress may not be properly completed if ZZ is asserted. Therefore, Sleep mode must not be initiated until valid pending operations are completed. Similarly, when exiting Sleep mode during tZZR, only a Deselect or Read commands may be applied while the SRAM is recovering from Sleep mode.



Sleep Mode Timing

# **Application Tips**


### Single and Dual Cycle Deselect

SCD devices (like this one) force the use of "dummy read cycles" (read cycles that are launched normally but that are ended with the output drivers inactive) in a fully synchronous environment. Dummy read cycles waste performance but their use usually assures there will be no bus contention in transitions from reads to writes or between banks of RAMs. DCD SRAMs do not waste bandwidth on dummy cycles and are logically simpler to manage in a multiple bank application (wait states need not be inserted at bank address boundary crossings) but greater care must be exercised to avoid excessive bus contention.



# TQFP Package Drawing (Package T)

Symbol	Description	Min.	Nom.	Max
A1	Standoff	0.05	0.10	0.15
A2	Body Thickness	1.35	1.40	1.45
b	Lead Width	0.20	0.30	0.40
с	Lead Thickness	0.09	_	0.20
D	Terminal Dimension	21.9	21.9 22.0	
D1	Package Body	19.9	20.0	20.1
E	Terminal Dimension	15.9	16.0	16.1
E1	Package Body	13.9	14.0	14.1
е	Lead Pitch		0.65	—
L	Foot Length	0.45	0.60	0.75
L1	Lead Length	—	1.00	—
Y	Coplanarity			0.10
θ	Lead Angle	0°	—	7°



#### Notes:

1. All dimensions are in millimeters (mm).

2. Package width and length do not include mold protrusion.



# Ordering Information for GSI Synchronous Burst RAMs

Org	Part Number <sup>1</sup>	Туре	Package	Speed <sup>2</sup> (MHz/ns)	⊺ <sub>A</sub> ³	Status
1M x 18	GS8160V18CT-333	Pipeline/Flow Through	TQFP	333/4.5	С	
1M x 18	GS8160V18CT-300	Pipeline/Flow Through	TQFP	300/5	С	
1M x 18	GS8160V18CT-250	Pipeline/Flow Through	TQFP	250/5.5	С	
512K x 36	GS8160V36CT-333	Pipeline/Flow Through	TQFP	333/4.5	С	
512K x 36	GS8160V36CT-300	Pipeline/Flow Through	TQFP	300/5	С	
512K x 36	GS8160V36CT-250	Pipeline/Flow Through	TQFP	250/5.5	С	
1M x 18	GS8160V18CT-333I	Pipeline/Flow Through	TQFP	333/4.5	I	
1M x 18	GS8160V18CT-300I	Pipeline/Flow Through	TQFP	300/5	I	
1M x 18	GS8160V18CT-250I	Pipeline/Flow Through	TQFP	250/5.5	I	
512K x 36	GS8160V36CT-333I	Pipeline/Flow Through	TQFP	333/4.5	I	
512K x 36	GS8160V36CT-300I	Pipeline/Flow Through	TQFP	300/5	I	
512K x 36	GS8160V36CT-250I	Pipeline/Flow Through	TQFP	250/5.5	I	
1M x 18	GS8160V18CGT-333	Pipeline/Flow Through	Pb-Free TQFP	333/4.5	С	
1M x 18	GS8160V18CGT-300	Pipeline/Flow Through	Pb-Free TQFP	300/5	С	
1M x 18	GS8160V18CGT-250	Pipeline/Flow Through	Pb-Free TQFP	250/5.5	С	
512K x 36	GS8160V36CGT-333	Pipeline/Flow Through	Pb-Free TQFP	333/4.5	С	
512K x 36	GS8160V36CGT-300	Pipeline/Flow Through	Pb-Free TQFP	300/5	С	
512K x 36	GS8160V36CGT-250	Pipeline/Flow Through	Pb-Free TQFP	250/5.5	С	
1M x 18	GS8160V18CGT-333I	Pipeline/Flow Through	Pb-Free TQFP	333/4.5	I	
1M x 18	GS8160V18CGT-300I	Pipeline/Flow Through	Pb-Free TQFP	300/5	I	
1M x 18	GS8160V18CGT-250I	Pipeline/Flow Through	Pb-Free TQFP	250/5.5	I	
512K x 36	GS8160V36CGT-333I	Pipeline/Flow Through Pb-Free TQFP		333/4.5	I	
512K x 36	GS8160V36CGT-300I	Pipeline/Flow Through	Pb-Free TQFP	300/5	I	
512K x 36	GS8160V36CGT-250I	Pipeline/Flow Through	Pb-Free TQFP	250/5.5	I	

Notes:

1. Customers requiring delivery in Tape and Reel should add the character "T" to the end of the part number. Example: GS8160V18CT-250IT.

2. The speed column indicates the cycle frequency (MHz) of the device in Pipeline mode and the latency (ns) in Flow Through mode. Each device is Pipeline/Flow through mode-selectable by the user.

3. T<sub>A</sub> = C = Commercial Temperature Range. T<sub>A</sub> = I = Industrial Temperature Range.

4. GSI offers other versions this type of device in many different configurations and with a variety of different features, only some of which are covered in this data sheet. See the GSI Technology web site (<u>www.gsitechnology.com</u>) for a complete listing of current offerings.



### 18Mb Sync SRAM Datasheet Revision History

DS/DateRev. Code: Old; New	Types of Changes Format or Content	Page;Revisions;Reason
8160VxxC_r1		Creation of new datasheet