



GPR323A16A

16M x 16 bit Synchronous DRAM (SDRAM)

Dec. 5, 2008

Version 1.0



Table of Contents

PAGE	
------	--

1.	GENERAL DESCRIPTION	4
2.	FEATURES	4
3.	BLOCK DIAGRAM	5
4.	SIGNAL DESCRIPTIONS	6
	4.1. KEY SPECIFICATIONS	7
	4.2. PIN ASSIGNMENT (TOP VIEW)	7
5.	FUNCTIONAL DESCRIPTIONS	8
	5.1. OPERATION MODE	8
	5.2. COMMANDS	8
6.	ELECTRICAL SPECIFICATIONS	18
	6.1. ABSOLUTE MAXIMUM RATING	18
	6.2. RECOMMENDED D.C. OPERATING CONDITIONS (T _A = 0~70°C)	18
	6.3. CAPACITANCE (VDD = 3.3V, F = 1MHz, T _A = 25°C)	18
	6.4. RECOMMENDED D.C. OPERATING CONDITIONS (VDD = $3.3V \pm 0.3V$, $T_A = 0 - 70^{\circ}C$)	18
	6.5. ELECTRICAL CHARACTERISTICS AND RECOMMENDED A.C. OPERATING CONDITIONS	19
7.	TIMING WAVEFORMS	21
	7.1. AC PARAMETERS FOR WRITE TIMING (BURST LENGTH=4)	21
	7.2. AC PARAMETERS FOR READ TIMING (BURST LENGTH=2, CAS# LATENCY=2)	22
	7.3. AUTO REFRESH (CBR) (BURST LENGTH=4, CAS# LATENCY=2)	23
	7.4. POWER ON SEQUENCE AND AUTO REFRESH (CBR)	23
	7.5. Self Refresh Entry & Exit Cycle	24
	7.6. CLOCK SUSPENSION DURING BURST READ (USING CKE)	25
	7.7. CLOCK SUSPENSION DURING BURST WRITE (USING CKE)	26
	7.8. POWER DOWN MODE AND CLOCK MASK (BURST LENGTH=4, CAS# LATENCY=2)	27
	7.9. RANDOM COLUMN READ (PAGE WITHIN SAME BANK)	28
	7.10.RANDOM COLUMN WRITE (PAGE WITHIN SAME BANK)	29
	7.11. RANDOM ROW READ (INTERLEAVING BANKS)	30
	7.12.RANDOM ROW WRITE (INTERLEAVING BANKS)	31
	7.13.READ AND WRITE CYCLE	32
	7.14. INTERLEAVING COLUMN READ CYCLE	33
	7.15.Interleaved Column Write Cycle	34
	7.16.Auto Precharge after Read Burst	35
	7.17.Auto Precharge after Write Burst	36
	7.18.Full Page Read Cycle	
	7.19.Full Page Write Cycle	
	7.20.Byte Write Operation (Burst Length=4)	
	7.21.RANDOM ROW READ (INTERLEAVING BANKS) (BURST LENGTH=2, CAS# LATENCY=2)	
	7.22.Full Page Random Column Read (Burst Length=Full Page, CAS# Latency=2)	
	7.23.Full Page Random Column Write (Burst Length=Full Page, CAS# Latency=2)	
	7.24. FIGURE 24. PRECHARGE TERMINATION OF A BURST (BURST LENGTH=4, 8 OR FULL PAGE, CAS# LATENCY=3)	43



GPR323A16A

8.	PACKAGE/PAD LOCATIONS	. 44
	8.1. Ordering Information	. 44
	8.2. Package Information	. 44
9.	DISCLAIMER	. 45
10	. REVISION HISTORY	. 46



16M x 16 bit Synchronous DRAM (SDRAM)

1. GENERAL DESCRIPTION

The GPR323A16A SDRAM is a high-speed CMOS synchronous DRAM containing 256 Mbits. It is internally configured as 4 Banks of 2M word x 16 DRAM with a synchronous interface (all signals are registered on the positive edge of the clock signal, CLK). Read and write accesses to the SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of a BankActivate command which is then followed by a Read or Write command.

The GPR323A16A provides for programmable Read or Write burst lengths of 1, 2, 4, 8, or full page, with a burst termination option. An auto precharge function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst sequence. The refresh functions, either Auto or Self Refresh are easy to use.


By having a programmable mode register, the system can choose the most suitable modes to maximize its performance. These devices are well suited for applications requiring high memory bandwidth and particularly well suited to high performance PC applications.

2. FEATURES

- Fast Access Time from Clock: 5 ns
- Fast Clock Rate: 166 MHz
- Fully Synchronous Operation
- Internal Pipelined Architecture
- 4M word x 16-bit x 4-bank
- Programmable Mode Registers
 - CAS Latency: 2, or 3
 - Burst Length: 1, 2, 4, 8, or full page
 - Burst Type: interleaved or linear burst
 - Burst Stop Function
- Auto Refresh and Self Refresh
- 8192 refresh cycles/64ms
- CKE Power Down Mode
- Single +3.3V power supply
- Interface: LVTTL
- 54-pin 400 mil plastic TSOP II package
 - Pb free and Halogen free



3. BLOCK DIAGRAM







4. SIGNAL DESCRIPTIONS

Mnemonic	Package No.	Туре		Description					
CLK	38	Input	Clock: CLK is driven by the system clock. All SDRAM input signals are sampled on the positive edge of CLK. CLK also increments the internal burst counter and controls the output registers.						
CKE	37	Input	synchronously with clock (set-up and hold time same as other inputs), the internal clock is suspended from the next clock cycle and the state of output and burst address is frozen at long as the CKE remains low. When all banks are in the idle state, deactivating the clock controls the entry to the Power Down and Self Refresh modes. CKE is synchronous exceptafter the device enters Power Down and Self Refresh modes, where CKE becomes asynchronous until exiting the same mode. The input buffers, including CLK, are disabled during Power Down and Self Refresh modes, providing low standby power.						
BS0, BS1	20, 21	Input	Bank Activate: BS0, BS1 input se	lect the bank for operation.					
			BS1	BS0	Select Bank				
			0	0	BANK #A				
			0	1	BANK #B				
			1	0	BANK #C				
			1	1	BANK #D				
A0-A12	23-26, 29-34,22, 35-36	Input	and Read/Write command (column one location out of the 4M availade A10 is sampled to determine if a inputs also provide the op-code d	an address A0-A8 with A10 defable in the respective bank. If banks are to be precharged	ining Auto Precharge) to select During a Precharge command, (A10 = HIGH). The address				
CS#	19	Input	Chip Select: CS# enables (sar decoder. All commands are mas bank selection on systems with m	npled LOW) and disables (s sked when CS# is sampled HIC	ampled HIGH) the command GH. CS# provides for external				
RAS#	18	Input	Row Address Strobe: The RAS# s CAS# and WE# signals and is la are asserted "LOW" and CAS# i Precharge command is selected BankActivate command is selected state. When the WE# is asserted	atched at the positive edges of a sasserted "HIGH," either the by the WE# signal. When the ed and the bank designated by ad "LOW," the Precharge comme	F CLK. When RAS# and CS# BankActivate command or the WE# is asserted "HIGH," the y BA is turned on to the active mand is selected and the bank				
CAS#	17	Input	Column Address Strobe: The CAS the RAS# and WE# signals and i "HIGH" and CS# is asserted "LO Then, the Read or Write comman	s latched at the positive edges W," the column access is star	s of CLK. When RAS# is held ted by asserting CAS# "LOW."				
WE#	16	Input	Then, the Read or Write command is selected by asserting WE# "LOW" or "HIGH." Write Enable: The WE# signal defines the operation commands in conjunction with the RAS# and CAS# signals and is latched at the positive edges of CLK. The WE# input is used to select the BankActivate or Precharge command and Read or Write command.						
LDQM, UDQM	15, 39	Input	Data Input/Output Mask: Controls output buffers in read mode and masks Input data in write mode.						
DQ0-DQ15	2, 4-5, 7-8,	Input /	Data I/O: The DQ0-15 input and	output data are synchronized v	with the positive edges of CLK.				
	10-11, 13, 42,	Output	The I/Os are maskable during Re	ads and Writes.	-				
	44-45, 47-48,								

6





Mnemonic	Package No.	Туре	Description
NC	40	-	No Connect: These pins should be left unconnected.
VDDQ	3, 9, 43, 49	Suply	DQ Power: Provide isolated power to DQs for improved noise immunity. ($3.3V\pm0.3V$)
Vssq	6, 12, 46, 52	Supply	DQ Ground: Provide isolated ground to DQs for improved noise immunity.(0 V)
VDD	1, 14, 27	Supply	Power Supply: +3.3V ± 0.3V
Vss	28, 41, 54	Supply	Ground

4.1. Key Specifications

GPR323A16A							
tCK3	Clock Cycle time(min.)	6 ns					
tAC3	Access time from CLK(max.)	5 ns					
tRAS	Row Active time(min.)	42 ns					
tRC	Row Cycle time(min.)	60 ns					

4.2. Pin Assignment (Top View)

VDD	10	54	□ vss
DQ0 🔙	2	53	DQ15
VDDQ	3	52	USSQ VSSQ
DQ1 🗀	4	51	DQ14
DQ2 🗀	5	50	DQ13
VSSQ	6	49	UDDQ VDDQ
DQ3	7	48	DQ12
DQ4 🔙	8	47	DQ11
VDDQ	9	46	VSSQ
DQ5	10	45	DQ10
DQ6 🗀	11	44	DQ9
VSSQ 🗀	12	43	VDDQ
DQ7 🗀	13	42	DQ8
VDD	14	41	□ vss
LDQM	15	40	☐ NC
WE# 🔙	16	39	UDQM
CAS#	17	38	CLK
RAS# 🔙	18	37	CKE
CS#	19	36	A12
BS0	20	35	A11
BS1 🔙	21	34	A9
A10/AP	22	33	A8
A0	23	32	A7
A1	24	31	A6
A2	25	30	A5
A3	26	29	A4
VDD	27	28	□ vss
			•



5. FUNCTIONAL DESCRIPTIONS

5.1. Operation Mode

Fully synchronous operations are performed to latch the commands at the positive edges of CLK.

Command	State	CKEn-1	CKEn	DQM	BS0,1	A10	A0-9,12	CS#	RAS#	CAS#	WE#
BankActivate	Idle(3)	Н	Χ	Χ	V	Rov	v address	L	L	Н	Н
BankPrecharge	Any	Н	Χ	Х	V	L	Х	L	L	Н	L
PrechargeAll	Any	Н	Χ	Χ	Х	Н	Х	L	L	Н	L
Write	Active(3)	Н	Χ	Χ	V	L	Column	L	Н	L	L
Write and AutoPrecharge	Active(3)	Н	Х	Х	V	Н	address (A0 ~ A8)	L	Н	L	L
Read	Active(3)	Н	Х	Х	V	L	Column	L	Н	L	Н
Read and Autoprecharge	Active(3)	Н	Х	X	V	Н	address (A0 ~ A8)	L	Н	L	Н
Mode Register Set	Idle	Н	Χ	Χ		OP co	de	Ш	L	L	اــ
No-Operation	Any	Н	Χ	Х	Χ	Х	Х	L	Н	Н	Η
Burst Stop	Active(4)	Н	Χ	Χ	Х	Х	Х	L	Н	Н	L
Device Deselect	Any	Н	Х	Х	Х	Х	Х	Н	Х	Х	Х
AutoRefresh	Idle	Н	Н	Χ	Х	Х	Х	L	L	L	Н
SelfRefresh Entry	Idle	Н	L	Х	Х	Х	Х	L	L	L	Н
SelfRefresh Exit	Idle			V	V	. v	V	Н	Х	Х	Х
	(SelfRefresh)	L	Н	Х	Х	Х	Х	L	Н	Н	Н
Clock Suspend Mode Entry	Active	Н	L	Х	Х	Х	Х	Х	Х	Х	Х
Davis Davis Mada Fata	A (5)			V	V		V	Н	Х	Х	Х
Power Down Mode Entry	Any(5)	Н	L	Х	Х	Х	Х	L	Н	Н	Н
Clock Suspend Mode Exit	Active	L	Н	Х	Х	Х	Х	Х	Х	Х	Х
Power Down Mode Exit	Any	L	Н	Х	Х	Х	Х	Н	Х	Х	Х
	(PowerDown)							L	Н	Н	Н
Data Write / Output Enable	Active	Н	Х	L	Х	Х	Х	Х	Х	Х	Х
Data Mask / Output Disable	Active	Н	Χ	Н	Х	Х	Х	Х	Х	Х	Х

Note1: V=Valid, X=Don't Care, L=Low level, H=High level

Note2: CKEn signal is input level when commands are provided. CKEn-1 signal is input level one clock cycle before the commands are provided.

Note3: These are states of bank designated by BS signal. **Note4:** Device state is 1, 2, 4, 8, and full page burst operation.

Note5: Power Down Mode can not enter in the burst operation. When this command is asserted in the burst cycle, device state is clock suspend mode.


5.2. Commands

5.2.1. BankActivate

(RAS# = "L", CAS# = "H", WE# = "H", BSs = Bank, A0-A12 = Row Address) The BankActivate command activates the idle bank designated by the BS0,1 signals. By latching the row address on A0 to A12 at the time of this command, the selected row access is initiated. The read or write operation in the same bank can occur after a time delay of tRCD(min.) from the time of bank activation. A subsequent BankActivate command to a different row in the same bank can only be issued after the previous active row has been precharged (refer to the following figure). The minimum

time interval between successive BankActivate commands to the same bank is defined by tRC(min.). The SDRAM has four internal banks on the same chip and shares part of the internal circuitry to reduce chip area; therefore it restricts the back-to-back activation of the four banks. tRRD(min.) specifies the minimum time required between activating different banks. After this command is used, the Write command and the Block Write command perform the no mask write operation.





BankActivate Command Cycle (Burst Length = n, CAS# Latency = 3)

5.2.2. BankPrecharge command (RAS# = "L", CAS# = "H", WE# = "L", BSs = Bank, A10 = "L", A0-A9, A11 and A12 = Don't care)


The BankPrecharge command precharges the bank disignated by BA signal. The precharged bank is switched from the active state to the idle state. This command can be asserted anytime after tRAS(min.) is satisfied from the BankActivate command in the desired bank. The maximum time any bank can be active is specified by tRAS(max.). Therefore, the precharge function must be performed in any active bank within tRAS(max.). At the end of precharge, the precharged bank is still in the idle state and is ready to be activated again.

5.2.3. PrechargeAll command (RAS# = "L", CAS# = "H", WE# = "L", BSs = Don't care, A10 = "H", A0-A9, A11 and A12 = Don't care)

The PrechargeAll command precharges all banks simultaneously and can be issued even if all banks are not in the active state. All banks are then switched to the idle state.

5.2.4. Read command (RAS# = "H", CAS# = "L", WE# = "H", BSs = Bank, A10 = "L", A0-A8 = Column Address)

The Read command is used to read a burst of data on consecutive clock cycles from an active row in an active bank. The bank must be active for at least tRCD(min.) before the Read command is issued. During read bursts, the valid data-out element from the starting column address will be available following the CAS# latency after the issue of the Read command. Each subsequent data-out element will be valid by the next positive clock edge (refer to the following figure). The DQs go into high-impedance at the end of the burst unless other command is initiated. The burst length, burst sequence, and CAS# latency are determined by the mode register, which is already programmed. A full-page burst will continue until terminated (at the end of the page it will wrap to column 0 and continue).




Burst Read Operation (Burst Length = 4, CAS# Latency = 2, 3)





The read data appears on the DQs subject to the values on the DQM inputs two clocks earlier (i.e. DQM latency is two clocks for output buffers). A read burst without the auto precharge function may be interrupted by a subsequent Read or Write command to the same bank or the other active bank before the end of the burst


length. It may be interrupted by a BankPrecharge/ PrechargeAll command to the same bank too. The interrupt coming from the Read command can occur on any clock cycle following a previous Read command (refer to the following figure).



Read Interrupted by a Read (Burst Length = 4, CAS# Latency = 2, 3)

The DQM inputs are used to avoid I/O contention on the DQ pins when the interrupt comes from a Write command. The DQMs must be asserted (HIGH) at least two clocks prior to the Write command to suppress data-out on the DQ pins. To guarantee the DQ pins against I/O contention, a single cycle with


high-impedance on the DQ pins must occur between the last read data and the Write command (refer to the following three figures). If the data output of the burst read occurs at the second clock of the burst write, the DQMs must be asserted (HIGH) at least one clock prior to the Write command to avoid internal bus contention.




Read to Write Interval (Burst Length \geq 4, CAS# Latency = 3)

10






Read to Write Interval (Burst Length ≥ 4, CAS# Latency = 2)



Read to Write Interval (Burst Length \geq 4, CAS# Latency = 2)

A read burst without the auto precharge function may be interrupted by a BankPrecharge/ PrechargeAll command to the same bank. The following figure shows the optimum time that

BankPrecharge/ PrechargeAll command is issued in different CAS# latency.



Read to Precharge (CAS# Latency = 2, 3)






5.2.5. Read and AutoPrecharge command (RAS# = "H", CAS# = "L", WE# = "H", BSs = Bank, A10 = "H", A0-A8 = Column Address)

The Read and AutoPrecharge command automatically performs the precharge operation after the read operation. Once this command is given, any subsequent command cannot occur within a time delay of {tRP(min.) + burst length}. At full-page burst, only the read operation is performed in this command and the auto precharge function is ignored.

5.2.6. Write command (RAS# = "H", CAS# = "L", WE# = "L", BSs = Bank, A10 = "L", A0-A8 = Column Address)


The Write command is used to write a burst of data on consecutive clock cycles from an active row in an active bank. The bank must be active for at least tRCD(min.) before the Write command is issued. During write bursts, the first valid data-in element will be registered coincident with the Write command. Subsequent data elements will be registered on each successive positive clock edge (refer to the following figure). The DQs remain with high-impedance at the end of the burst unless another command is initiated. The burst length and burst sequence are determined by the mode register, which is already programmed. A full-page burst will continue until terminated (at the end of the page it will wrap to column 0 and continue).



Burst Write Operation (Burst Length = 4)

A write burst without the auto precharge function may be interrupted by a subsequent Write, BankPrecharge/PrechargeAll, or Read command before the end of the burst length. An

interrupt coming from Write command can occur on any clock cycle following the previous Write command (refer to the following figure).




Write Interrupted by a Write (Burst Length = 4)

The Read command that interrupts a write burst without auto precharge function should be issued one cycle after the clock edge in which the last data-in element is registered. In order to avoid data contention, input data must be removed from the DQs

at least one clock cycle before the first read data appears on the outputs (refer to the following figure). Once the Read command is registered, the data inputs will be ignored and writes will not be executed.








Write Interrupted by a Read (Burst Length = 4, CAS# Latency = 2, 3)

The BankPrecharge/PrechargeAll command that interrupts a write burst without the auto precharge function should be issued m cycles after the clock edge in which the last data-in element is registered, where m equals tWR/tCK rounded up to the next whole number. In addition, the DQM signals must be used to mask

input data, starting with the clock edge following the last data-in element and ending with the clock edge on which the BankPrecharge/PrechargeAll command is entered (refer to the following figure).




Note: The DQMs can remain low in this example if the length of the write burst is 1 or 2. Write to Precharge

5.2.7. Write and AutoPrecharge command (RAS# = "H", CAS# = "L", WE# = "L", BSs = Bank, A10 = "H", A0-A8 = Column Address)

The Write and AutoPrecharge command performs the precharge operation automatically after the write operation. Once this

command is given, any subsequent command can not occur within a time delay of {(burst length -1) + tWR + tRP(min.)}. At full-page burst, only the write operation is performed in this command and the auto precharge function is ignored.






Burst Write with Auto-Precharge (Burst Length = 2, CAS# Latency = 2, 3)

5.2.8. Mode Register Set command (RAS# = "L", CAS# = "L", WE# = "L", A0-A11 = Register Data)

The mode register stores the data for controlling the various operating modes of SDRAM. The Mode Register Set command programs the values of CAS# latency, Addressing Mode and Burst Length in the Mode register to make SDRAM useful for a variety of different applications. The default values of the Mode Register after power-up are undefined; therefore this command must be

issued at the power-up sequence. The state of pins A0~A9 and A11 in the same cycle is the data written to the mode register. Two clock cycles are required to complete the write in the mode register (refer to the following figure). The contents of the mode register can be changed using the same command and the clock cycle requirements during operation as long as all banks are in the idle state.



Mode Register Set Cycle

The mode register is divided into various fields depending on functionality.

Address	BS0,1	A12~10	A9	A8	A7	A6	A5	A4	А3	A2	A1	A0
Function	RFU*	RFU*	WBL	0	0	CAS Latency		ВТ	В	urst Lengt	h	

Note*: RFU (Reserved for future use) should stay "0" during MRS cycle.



5.2.8.1. Burst Length Field (A2~A0)

This field specifies the data length of column access using the A2~A0 pins and selects the Burst Length to be 2, 4, 8, or full page.

The pine and deleges the Baret Bength to Bo E, 1, e, or rain page.								
A2	A 1	Α0	Burst Length					
0	0	0	1					
0	0	1	2					
0	1	0	4					
0	1	1	8					
1	0	0	Reserved					
1	0	1	Reserved					
1	1	0	Reserved					
1	1	1	Full Page					

Full Page Length: 512

5.2.8.2. Burst Type Field (A3)

The Burst Type can be one of two modes, Interleave Mode or Sequential Mode.

А3	Burst Type
0	Sequential
1	Interleave

5.2.8.3. Burst Definition, Addressing Sequence of Sequential and Interleave Mode

5	Start Address				
Burst Length	A2	A 1	A0	Sequential	Interleave
	Х	Х	0	0, 1	0, 1
2	Х	Х	1	1, 0	1, 0
	Х	0	0	0, 1, 2, 3	0, 1, 2, 3
,	Х	0	1	1, 2, 3, 0	1, 0, 3, 2
4	Х	1	0	2, 3, 0, 1	2, 3, 0, 1
	Х	1	1	3, 0, 1, 2	3, 2, 1, 0
	0	0	0	0, 1, 2, 3, 4, 5, 6, 7	0, 1, 2, 3, 4, 5, 6, 7
	0	0	1	1, 2, 3, 4, 5, 6, 7, 0	1, 0, 3, 2, 5, 4, 7, 6
	0	1	0	2, 3, 4, 5, 6, 7, 0, 1	2, 3, 0, 1, 6, 7, 4, 5
0	0	1	1	3, 4, 5, 6, 7, 0, 1, 2	3, 2, 1, 0, 7, 6, 5, 4
8	1	0	0	4, 5, 6, 7, 0, 1, 2, 3	4, 5, 6, 7, 0, 1, 2, 3
	1	0	1	5, 6, 7, 0, 1, 2, 3, 4	5, 4, 7, 6, 1, 0, 3, 2
	1	1	0	6, 7, 0, 1, 2, 3, 4, 5	6, 7, 4, 5, 2, 3, 0, 1
	1	1	1	7, 0, 1, 2, 3, 4, 5, 6	7, 6, 5, 4, 3, 2, 1, 0
Full page	loc	ation = 0-	511	n, n+1, n+2, n+3,511, 0, 1, 2, n-1, n,	Not Support

5.2.8.4. CAS# Latency Field (A6~A4)

This field specifies the number of clock cycles from the assertion of the Read command to the first read data. The minimum whole value of CAS# Latency depends on the frequency of CLK. The minimum whole value satisfying the following formula must be programmed into this field.

t_{CAC}(min) ≤ CAS# Latency X tCK

tcac(min) = OAO# Ediciney X tox					
A6	A5	A4	CAS# Latency		
0	0	0	Reserved		
0	0	1	Reserved		
0	1	0	2 clocks		
0	1	1	3 clocks		
1	Х	Х	Reserved		

5.2.8.5. Test Mode field (A8~A7)

These two bits are used to enter the test mode and must be programmed to "00" in normal operation.

A8	A7	Test Mode
0	0	normal mode
0	1	Vendor Use Only
1	Х	Vendor Use Only

5.2.8.6. Write Burst Length (A9)

This bit is used to select the write burst mode. When the A9 bit is "0", the Burst-Read-Burst-Write mode is selected. When the A9 bit is "1", the Burst-Read-Single-Write mode is selected.



A9	Write Burst Mode
0	Burst-Read-Burst-Write
1	Burst-Read-Single-Write


Note: A10 and BS0, 1 should stay "L" during mode set cycle.

5.2.9. No-Operation command (RAS# = "H", CAS# = "H", WE# = "H")


The No-Operation command is used to perform a NOP to the SDRAM which is selected (CS# is Low). This prevents unwanted commands from being registered during idle or wait states.

5.2.10. Burst Stop command (RAS# = "H", CAS# = "H", WE# = "L")

The Burst Stop command is used to terminate either fixed-length or full-page bursts. This command is only effective in a read/write burst without the auto precharge function. The terminated read burst ends after a delay equal to the CAS# latency (refer to the following figure). The termination of a write burst is shown in the following figure.



Termination of a Burst Read Operation (Burst Length > 4, CAS# Latency = 2, 3)



Termination of a Burst Write Operation (Burst Length = X, CAS# Latency = 2, 3)

5.2.11. Device Deselect command (CS# = "H")

The Device Deselect command disables the command decoder so that the RAS#, CAS#, WE# and Address inputs are ignored, regardless of whether the CLK is enabled. This command is similar to the No Operation command.

5.2.12. AutoRefresh command (RAS# = "L", CAS# = "L", WE# = "H", CKE = "H", A11 = "Don't care, A0-A9 = Don't care)

The AutoRefresh command is used during normal operation of the SDRAM and is analogous to CAS#-before-RAS# (CBR) Refresh in conventional DRAMs. This command is non-persistent, so it must be issued each time a refresh is required. The addressing is generated by the internal refresh controller. This makes the address bits a "don't care" during an AutoRefresh command. The





internal refresh counter increments automatically on every auto refresh cycle to all of the rows. The refresh operation must be performed 8192 times within 64ms. The time required to complete the auto refresh operation is specified by tRC(min.). To provide the AutoRefresh command, all banks need to be in the idle state and the device must not be in power down mode (CKE is high in the previous cycle). This command must be followed by NOPs until the auto refresh operation is completed. The precharge time requirement, tRP(min), must be met before successive auto refresh operations are performed.

5.2.13. SelfRefresh Entry command (RAS# = "L", CAS# = "L", WE# = "H", CKE = "L", A0-A9 = Don't care)

The SelfRefresh is another refresh mode available in the SDRAM. It is the preferred refresh mode for data retention and low power operation. Once the SelfRefresh command is registered, all the inputs to the SDRAM become "don't care" with the exception of CKE, which must remain LOW. The refresh addressing and timing is internally generated to reduce power consumption. The SDRAM may remain in SelfRefresh mode for an indefinite period. The SelfRefresh mode is exited by restarting the external clock and then asserting HIGH on CKE (SelfRefresh Exit command).

5.2.14. SelfRefresh Exit command

This command is used to exit from the SelfRefresh mode. Once this command is registered, NOP or Device Deselect commands must be issued for tXSR(min.) because time is required for the completion of any bank currently being internally refreshed. If auto refresh cycles in bursts are performed during normal operation, a burst of 8192 auto refresh cycles should be completed just prior to entering and just after exiting the SelfRefresh mode.

5.2.15. Clock Suspend Mode Entry / PowerDown Mode Entry command (CKE = "L")

When the SDRAM is operating the burst cycle, the internal CLK is suspended (masked) from the subsequent cycle by issuing this command (asserting CKE "LOW"). The device operation is held intact while CLK is suspended. On the other hand, when all banks are in the idle state, this command performs entry into the PowerDown mode. All input and output buffers (except the CKE buffer) are turned off in the PowerDown mode. The device may not remain in the Clock Suspend or PowerDown state longer than the refresh period (64ms) since the command does not perform any refresh operations.

5.2.16. Clock Suspend Mode Exit / PowerDown Mode Exit command (CKE= "H")

When the internal CLK has been suspended, the operation of the internal CLK is reinitiated from the subsequent cycle by providing this command (asserting CKE "HIGH", the command should be NOP or deselect). When the device is in the PowerDown mode, the device exits this mode and all disabled buffers are turned on to the active state. tPDE(min.) is required when the device exits from the PowerDown mode. Any subsequent commands can be issued after one clock cycle from the end of this command.

5.2.17. Data Write / Output Enable, Data Mask / Output Disable command (DQM = "L", "H")

During a write cycle, the DQM signal functions as a Data Mask and can control every word of the input data. During a read cycle, the DQM functions as the controller of output buffers. DQM is also used for device selection, byte selection and bus control in a memory system.

Dec. 5, 2008 Version: 1.0

17



6. ELECTRICAL SPECIFICATIONS

6.1. Absolute Maximum Rating

Symbol	Item	Rating	Unit	Note
VIN, VOUT	Input, Output Voltage	- 0.5 ~ 4.6	V	1
VDD, VDDQ	Power Supply Voltage	-0.5 ~ 4.6	V	1
T _A	Operating Temperature	0 ~ 70	°C	1
TSTG	Storage Temperature	- 65 ~ 150	°C	1
TSOLDER	Soldering Temperature (10 second)	260	°C	1
PD	Power Dissipation	1	W	1
IOUT	Short Circuit Output Current	50	mA	1

6.2. Recommended D.C. Operating Conditions ($T_A = 0 \sim 70^{\circ}$ C)

Symbol	Parameter	Min.	Тур.	Max.	Unit	Note
VDD	Power Supply Voltage	3.0	3.3	3.6	٧	2
VDDQ	Power Supply Voltage(for I/O Buffer)	3.0	3.3	3.6	٧	2
VIH	LVTTL Input High Voltage	2.0	3.0	VDDQ +0.3	V	2
VIL	LVTTL Input Low Voltage	- 0.3	0	0.8	V	2

6.3. Capacitance (VDD = 3.3V, f = 1MHz, $T_A = 25$ °C)

Symbol	Parameter	Min.	Max.	Unit
CI	Input Capacitance	2.5	5	pF
CI/O	Input/Output Capacitance	4	6.5	pF

Note: These parameters are periodically sampled and are not 100% tested.

6.4. Recommended D.C. Operating Conditions (VDD = 3.3V \pm 0.3V, T_A = 0~70°C)

Description/Test Condition	Symbol	Max.	Unit	Note
Operating Current tRC ≥ tRC(min), Outputs Open One Bank Active	IDD1	150	mA	3
Precharge Standby Current in non-power down mode tCK = 15ns, CS# ≥ VIH(min), CKE ≥ VIH Input signals are changed every 2clks	IDD2N	40		
Precharge Standby Current in non-power down mode $tCK = \infty$, $CLK \le VIL(max)$, $CKE \ge VIH$	IDD2NS	30		
Precharge Standby Current in power down mode tCK = 15ns, CKE ≤ VIL(max)	IDD2P	15		
Precharge Standby Current in power down mode tCK = ∞, CKE ≤ VIL(max)	IDD2PS	5		
Active Standby Current in non-power down mode tCK = 15ns, CKE ≥ VIH(min), CS# ≥ VIH(min) Input signals are changed every 2clks	IDD3N	65		
Active Standby Current in non-power down mode $CKE \geq VIH(min), \ CLK \leq VIL(max), \ tCK = \infty$	IDD3NS	45		
Operating Current (Burst mode) tCK =tCK(min), Outputs Open, Multi-bank interleave	IDD4	165		3, 4

Dec. 5, 2008 Version: 1.0



GPR323A16A

Description/Test Condition	Symbol	Max.	Unit	Note
Refresh Current	IDDE	200		
$tRC \ge tRC(min)$	IDD5	200		3
Self Refresh Current	IDDe	6		
CKE \leq 0.2V ; for other inputs VIH \geq VDD - 0.2V, VIL \leq 0.2V	IDD6	6		

Parameter	Description	Min.	Max.	Unit	Note
IIL	Input Leakage Current (0V ≤ VIN ≤ VDD, All other pins not under test = 0V)	-10	10	μА	
IOL	Output Leakage Current Output Disable, 0V ≤ VOUT ≤ VDDQ	-10	10	μА	
VOH	LVTTL Output "H" Level Voltage (IOUT = -2mA)	2.4	1	V	
VOL	LVTTL Output "L" Level Voltage (IOUT = 2mA)	-	0.4	V	

6.5. Electrical Characteristics and Recommended A.C. Operating Conditions

 $(VDD = 3.3V\pm0.3V, TA = 0\sim70^{\circ}C)$ (Note: 5, 6, 7, 8)

Symbol	A.C. Parameter		Min.	Max.	Unit	Note
tRC	Row Cycle Time (same bank)		60	-		
tRFC	Refresh Cycle Time		60	-	_	
tRCD	RAS# to CAS# Delay (same bank)		15	-		
tRP	Precharge to Refresh / Row Activate Command (s	ame bank)	15	-		
tRRD	Row activate to row activate delay (different banks	s)	12	-		
tRSC	Mode register set cycle time		12	-		
tRAS	Row activate to precharge time (same bank)		42	120k		
tWR	Write Recovery Time		12	-		
tCK	CK Clock Cycle Time	CL* = 2	-	-		9
ion	Clock Cycle Time	CL* = 3	6	-		
tCH	Clock High Time		2	-	ns	10
tCL	Clock Low Time		2	-		10
tAC	Access Time from CLK (positive edge)	CL* = 2	-	-		10
IAC	Access Time from CER (positive edge)	CL* = 3	-	5		10
tOH	Data Output Hold Time		2.5	-		9
tLZ	Data Output Low Impedance		0	-		
tHZ	Data Output High Impedance		2.5	5		8
tIS	Data/Address / Control Input set-up Time		1.8	-		10
tIH	Data/Address / Control Input Hold Time		1.0	-		10
tPDE	Power Down Exit set-up Time		tIS+tCK	-		
tT	Transition Time of CLK		1.0	10		
tREFI	Refresh Interval Time		7.8	-	μs	
tXSR	Exit Self-Refresh to Read Command		tRC+tIS	_	ns	

CL is CAS# Latency.

Note1: Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.

Note2: All voltages are referenced to VSS. Overshoot VIH(Max) = VDD+2.0V for pulse width \leq 3ns. Undershoot VIL(Min) = -2.0V for pulse width \leq 3ns.

Note3: These parameters depend on the cycle rate and these values are measured by the cycle rate under the minimum value of tCK and tRC. Input signals are changed one time during every 2 tCK.

Note4: These parameters depend on the output loading. Specified values are obtained with the output open.

Note5: Power-up sequence is described in Note 11.


Note6: A.C. Test Conditions





LVTTL Interface

Reference Level of Output Signals	1.4V / 1.4V
Input Signal Levels	2.4V / 0.4V
Transition Time (Rise and Fall) of Input Signals	1ns
Reference Level of Input Signals	1.4V



Note7: Transition times are measured between VIH and VIL. Transition(rise and fall) of input signals are in a fixed slope (1 ns).

Note8: tHZ defines the time in which the outputs achieve the open circuit condition and are not at reference levels.

Note9: If clock rising time is longer than 1 ns, (tR / 2 -0.5) ns should be added to the parameter.

Note10: Assumed input rise and fall time tT (tR & tF) = 1 ns. If tR or tF is longer than 1 ns, transient time compensation should be considered, i.e., [(tr + tf)/2 - 1] ns should be added to the parameter.


Note11: Power up Sequence. Power up must be performed in the following sequence.

- 1) Power must be applied to VDD and VDDQ(simultaneously) when CKE= "LOW", DQM= "HIGH" and all input signals are held "NOP" state .
- 2) Start clock and maintain stable condition for minimum 200 µs, then bring CKE "HIGH" and, it is recommended that DQM is held "HIGH" (VDD levels) to ensure DQ output is in high impedance.
- 3) All banks must be precharged.
- 4) Mode Register Set command must be asserted to initialize the Mode register.
- 5) A minimum of 2 Auto-Refresh dummy cycles must be required to stabilize the internal circuitry of the device.
 - * The Auto Refresh command can be issue before or after Mode Register Set command.




7. TIMING WAVEFORMS

7.1. AC Parameters for Write Timing (Burst Length=4)






7.2. AC Parameters for Read Timing (Burst Length=2, CAS# Latency=2)




22



7.3. Auto Refresh (CBR) (Burst Length=4, CAS# Latency=2)




7.4. Power on Sequence and Auto Refresh (CBR)





7.5. Self Refresh Entry & Exit Cycle



Note: To Enter SelfRefresh Mode


- 1) CS#, RAS# & CAS# with CKE should be low at the same clock cycle.
- 2) After 1 clock cycle, all the inputs including the system clock can be don't care except for CKE.
- 3) The device remains in SelfRefresh mode as long as CKE stays "low".
- 4) Once the device enters SelfRefresh mode, minimum tRAS is required before exit from SelfRefresh.
- 5) To Exit SelfRefresh Mode
- 6) System clock restart and be stable before returning CKE high.
- 7) Enable CKE and CKE should be set high for valid setup time and hold time.
- 8) CS# starts from high.
- 9) Minimum tXSR is required after CKE going high to complete SelfRefresh exit.
- 10) 8192 cycles of burst AutoRefresh is required before SelfRefresh entry and after SelfRefresh exit if the system uses burst refresh.

Dec. 5, 2008




7.6. Clock Suspension during Burst Read (Using CKE)

7.6.1. Burst Length=4, CAS# Latency=2




7.6.2. Burst Length=4, CAS# Latency=3






7.7. Clock Suspension during Burst Write (Using CKE)

7.7.1. Burst Length=4, CAS# Latency=2)




7.7.2. Burst Length=4, CAS# Latency=3








7.8. Power Down Mode and Clock Mask (Burst Length=4, CAS# Latency=2)






7.9. Random Column Read (Page within same Bank)

7.9.1. Burst Length=4, CAS# Latency=2




7.9.2. Burst Length=4, CAS# Latency=3






7.10. Random Column Write (Page within same Bank)

7.10.1. Burst Length=4, CAS# Latency=2




7.10.2. Burst Length=4, CAS# Latency=3






7.11. Random Row Read (Interleaving Banks)

7.11.1. Burst Length=8, CAS# Latency=2




7.11.2. Burst Length=8, CAS# Latency=3






7.12. Random Row Write (Interleaving Banks)

7.12.1. Burst Length=8, CAS# Latency=2



7.12.2. Burst Length=8, CAS# Latency=3




31




7.13. Read and Write Cycle

7.13.1. Burst Length=4, CAS# Latency=2




7.13.2. Burst Length=4, CAS# Latency=3






7.14. Interleaving Column Read Cycle

7.14.1. Burst Length=4, CAS# Latency=2




7.14.2. Burst Length=4, CAS# Latency=3






7.15. Interleaved Column Write Cycle

7.15.1. Burst Length=4, CAS# Latency=2




7.15.2. Burst Length=4, CAS# Latency=3






7.16. Auto Precharge after Read Burst

7.16.1. Burst Length=4, CAS# Latency=2




7.16.2. Burst Length=4, CAS# Latency=3






7.17. Auto Precharge after Write Burst

7.17.1. Burst Length=4, CAS# Latency=2




7.17.2. Burst Length=4, CAS# Latency=3






7.18. Full Page Read Cycle

7.18.1. Burst Length=Full Page, CAS# Latency=2




7.18.2. Burst Length=Full Page, CAS# Latency=3






7.19. Full Page Write Cycle

7.19.1. Burst Length=Full Page, CAS# Latency=2




7.19.2. Burst Length=Full Page, CAS# Latency=3








7.20. Byte Write Operation (Burst Length=4)








7.21. Random Row Read (Interleaving Banks) (Burst Length=2, CAS# Latency=2)








7.22. Full Page Random Column Read (Burst Length=Full Page, CAS# Latency=2)







7.23. Full Page Random Column Write (Burst Length=Full Page, CAS# Latency=2)




42





7.24. Figure 24. Precharge Termination of a Burst (Burst Length=4, 8 or Full Page, CAS# Latency=3)





8. PACKAGE/PAD LOCATIONS

8.1. Ordering Information

Product Number	Package Type
GPR323A16A-QA09x	Halogen Free Package


Note1: Code number is assigned for customer.

Note2: Code number (N = A - Z or 0 - 9, nn = 00 - 99); version (V = A - Z).

Note3: Package form number (x = 1 - 9, serial number).

8.2. Package Information

54 Pin TSOP II Package Outline Drawing Information



0	Dimension in inch			Dimension in mm		
Symbol	Min	Nom	Max	Min	Nom	Max
Α			0.047			1.200
A1	0.002		0.008	0.050		0.200
A2	0.035	0.039	0.043	0.900	1.000	1.100
В	0.010	0.014	0.018	0.250	0.350	0.450
С	0.004	0.006	0.008	0.120	0.165	0.210
D	0.870	0.875	0.880	22.090	22.220	22.350
Е	0.395	0.400	0.405	10.030	10.160	10.290
е		0.031			0.800	
HE	0.455	0.463	0.471	11.560	11.760	11.960
L	0.016	0.020	0.024	0.400	0.500	0.600
L1		0.032			0.840	
S		0.028			0.710	
у			0.004			0.100
θ	0°		8°	0°		8°





9. DISCLAIMER

The information appearing in this publication is believed to be accurate.

Integrated circuits sold by Generalplus Technology are covered by the warranty and patent indemnification provisions stipulated in the terms of sale only. GENERALPLUS makes no warranty, express, statutory implied or by description regarding the information in this publication or regarding the freedom of the described chip(s) from patent infringement. FURTHERMORE, GENERALPLUS MAKES NO WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PURPOSE. GENERALPLUS reserves the right to halt production or alter the specifications and prices at any time without notice. Accordingly, the reader is cautioned to verify that the data sheets and other information in this publication are current before placing orders. Products described herein are intended for use in normal commercial applications. Applications involving unusual environmental or reliability requirements, e.g. military equipment or medical life support equipment, are specifically not recommended without additional processing by GENERALPLUS for such applications. Please note that application circuits illustrated in this document are for reference purposes only.





10. REVISION HISTORY

Date	Revision #	Description	Page
Dec. 5, 2008	1.0	Original	46