

GPL87104A

Low Power 660 Dots LCD Controller with 32KB ROM

Mar. 15, 2016

Version 1.1

Table of Contents

PAGE

1. GENERAL DESCRIPTION	3
2. FEATURES	3
3. BLOCK DIAGRAM	4
4. SIGNAL DESCRIPTIONS	5
4.1. PAD ASSIGNMENT	6
5. FUNCTIONAL DESCRIPTIONS	7
5.1. CPU	7
5.2. CLOCK SOURCE	7
5.3. ROM/RAM AREA	7
5.4. STOP CLOCK MODE	7
5.5. I/O PORTS	7
5.6. RFC FUNCTION	7
5.7. LCD CONTROLLER	8
5.8. LCD VOLTAGE GENERATION	8
5.9. BUZZER DRIVER	8
5.10. AUXILIARY CALCULATION HARDWARE	8
5.11. ANALOG BLOCK	8
5.12. MASK OPTIONS	8
5.12.1. Low speed clock source selection	8
5.12.2. Watchdog timer	8
5.12.3. Operation voltage selection	8
5.12.4. SEG53/PC3 pin share selection	9
5.12.5. SEG54/PC2 pin share selection	9
5.12.6. SEG55/PC1 pin share selection	9
5.12.7. SEG56/PC0 pin share selection	9
5.12.8. SEG57/PD5 pin share selection	9
5.12.9. SEG58/PD4 pin share selection	9
5.12.10. SEG59/PD3 pin share selection	9
5.13. MAP OF MEMORY	9
6. ELECTRICAL SPECIFICATIONS	10
6.1. ABSOLUTE MAXIMUM RATINGS	10
6.2. DC CHARACTERISTICS ($T_A = 25^{\circ}\text{C}$)	10
7. APPLICATION CIRCUITS	12
8. PACKAGE/PAD LOCATIONS	13
8.1. ORDERING INFORMATION	13
9. DISCLAIMER	14
10. REVISION HISTORY	15

LOW POWER 660 DOTS LCD CONTROLLER WITH 32KB ROM

1. GENERAL DESCRIPTION

GPL87104A, a CMOS 8-bit microprocessor by Generalplus, offers one of the best cost/performance ratio LCD integrated circuits in the industry, equipping RAM, ROM, I/Os, an interrupt controller, and an automatic display controller/driver in a small device. Its extraordinary features include the capability of operating in low voltage range from 1.2V ~ 3.6V as well as under a low power condition that is suitable for solar cell environment. It also builds in an internal power switch to select two-way power source automatically and facilitates using solar cell and battery co-operation in applications. This device is applicable for products such as low power calculator and products requiring either only one solar cell or one battery application, or even two-way power source.


2. FEATURES

- Built-in 8-bit processor
- 2432-byte SRAM
- 32K-byte ROM(include 2KB test code ROM size)
- 88-byte DPRAM
- Built-in 225K/500K/1000K/1800KHz RC oscillator for system operation
 - adjustable CPU clock speed: 1, 1/2, 1/4, 1/8, 1/16 for R_{OSC}
 - 1000k/1800kHz CPU clock speed can only be used at operation voltage 1.8V~3.6V
- Built-in 30.72kHz RC oscillator & 32768 Crystal oscillator circuit for timebase
- Low Operating Voltage: 1.2 V – 1.8 V@0 ~ 70°C
1.8 V – 3.6 V@-20 ~ 70°C
- Low standby current, $I_{STBY} < 1\mu A$ @3.6V, 25°C
- 18 general I/O pins.
 - PD[5:0](PD[5:3] are shared with SEG[57:59]; PD[1:0] are shared with 2 buzzers)
 - PC[3:0](shared with SEG[53:56])
 - PE[7:0]
 - Built-in 2 x RFC function (PD2 is used as input, PD[5:3] used as output)
- LCD configurations: 11 coms x 60 segs (MAX), 3x60, 4x60, 5x60, 6x60, 8x60, 9x60, 10x60, 4x64
- LCD 1/3, 1/4 bias; 1/3, 1/4, 1/5, 1/6, 1/8, 1/9, 1/10, 1/11 duty
- One 16-bit reloadable timer/counter
- Watchdog mode (~2 seconds)
- Six interrupt sources
TMBB, TMBA, 128Hz, 2KHz, Timer, EXT(PD2)
- Power down mode
Wake-up sources: key input, TMBB, TMBA, 128Hz, Timer
- Built_in power switch for two-way power source
 - 15uA @ 3.6V, $F_{CPU} = 225KHz$ for operating mode
 - 3 uA @ 3.6V, $F_{CPU} = 225KHz$ for halt mode
 - $I_{stby} < 1\mu A$ @ 1.5V
- Built_in internal regulator for LCD operation, 5-level contrast control
- Built_in internal regulator for system operation
- Built_in Low voltage reset to prevent unusual system operation at low voltage

Note1: TMBB: 4KHz, 1KHz, 128Hz, 64Hz, 32Hz, 16Hz, 8Hz or 4Hz

Note2: TMBA: 2Hz or 1Hz


3. BLOCK DIAGRAM



4. SIGNAL DESCRIPTIONS

Mnemonic	Type	Description
VS	I	Solar cell power input
VB	I	Battery power input
VDDSW	O	Power switch output
VREG	O	Internal regulator output
VSS	I	Ground input
COM[2:0]	O	LCD driver common output
COM[10:3]	O	LCD driver common output. (COM[10:4] can be opted to SEG[57:63]; COM3 can be opted to SEG56)
SEG[52:0]	O	LCD driver segment output
PD[5:0]	I/O	GPIO I/O port. (PD[5:3] are shared with SEG[57:59]; PD[1:0] are shared with 2 buzzers) In RFC application, PD[5:3] is used as pass-through (output) pin and connected to sensor. PD2 is used as input-floating pin and connected to sensor & capacitor.
PC[3:0]	I/O	GPIO I/O port (shared with SEG[53:56])
PE[7:0]	I/O	GPIO I/O port
ACON	I	Clear or system power on pin (active low) and 4ms de-bounce circuit inside
PTEST	I	Test mode input pin (active high)
X32I	I	32768Hz crystal input
X32O	O	32768Hz crystal output
V1X V2X V3X VLCD	O	VLCD generator output
CUP1 CUP2	I	Inputs for LCD bias settings

4.1. PAD Assignment



Note1: This IC substrate should be connected to VSS or floated.

Note2: To ensure IC functions properly, please bond all of VDD and VSS pins.

Note3: The 0.1μF capacitor between VDD and VSS should be placed to IC as close as possible.

5. FUNCTIONAL DESCRIPTIONS

5.1. CPU

The 8-bit microprocessor in GPL87104A is a high performance processor equipped with Accumulator, Program Counter, X Register, Y Register, Stack pointer and Processor Status Register (this is the same as the CPU6502 instruction structure).

5.2. Clock Source

The GPL87104A equips with two groups of clock sources:

- (1) A high speed frequency (RCHF) to support the entire system operation. It provides four frequency options, 225K /500K/ 1000K/ 1800KHz and can be selected by Register \$18H to fulfill the requirements for various applications. GPL87104A provides programmable CPU clock speeds, 1, 1/2, 1/4, 1/8, or 1/16 of RCHF for power saving.
- (2) A low speed frequency to control LCD frame rate and time base timer. It comes from XTAL32K or IOSC30K selected by mask option.

5.3. ROM/RAM Area

The GPL87104A provides 32K-byte ROM that can be defined as the program area and its address locates from \$4000 to \$FFFF. Its RAM consists of 2432 bytes (including Stack) at locations from \$60 through \$9DF.

5.4. Stop Clock Mode

The GPL87104A provides a power saving mode for those applications required very low stand-by current. Users can simply enable the wake-up sources to stop the CPU clock by writing the STOP CLOCK Register (\$09). By doing that, CPU will enter standby mode and the RAM and I/Os remain at their previous states until wakeup. There are five wake-up sources in the GPL87104A: Port PortE wake-up, TMBA, TMBB, T128Hz, and Timer wakeup. After the GPL87104A wakes up, CPU will enter the next state of sleep. Wakeup action will not affect RAM and I/Os.

Note1: TMBB: 4KHz, 1KHz, 128Hz, 64Hz, 32Hz, 16Hz, 8Hz or 4Hz

Note2: TMBA: 2Hz or 1Hz

5.5. I/O Ports


The GPL87104A has three input/output ports: PortC, PortD, and PortE. These port pins all equip some special features for key board scan. In general, when an initial reset starts, all ports are used as a general purpose input port. PortC, PortD, and PortE contain three parts: data, direction and attribution registers. Please follow the following table to set each I/O function with corresponding bit in each ports.

PortC[3:0], PortD[5:0], PortE[7:0]

Attribution	Direction	Data	Function	Description
0	0	0	Input with pull-low	General Purpose I/O function
0	0	1	Pure Input	
0	1	0	Output Low	
0	1	1	Output High	
1	1	0	Pad Floating	Special function

5.6. RFC Function

The RFC (Resistor to Frequency Converter) circuit contains a RC oscillation circuit and a 16-bit timer/counter to calculate the resistance of temperature or humidity sensor related to reference resistor. The circuit is shown below.



5.7. LCD Controller

GPL87104A contains a LCD controller/driver that provides the capability of driving 11 commons and 60 segments LCD. To reduce CPU loading, a display buffer is designed for mapping to LCD. A LCD dot/pattern is set ON or OFF by programming the corresponding bit of the display buffer. In addition, the LCD bias can be programmed as 1/3 or 1/4. The available duty options are 1/3, 1/4, 1/5, 1/6, 1/8, 1/9, 1/10 or 1/11. The frame rate is set to 85Hz at 1/9 duty, 77Hz at 1/10 duty, and 87Hz at 1/11 duty. When selecting 1/3, 1/4, 1/6 or 1/8 duty, its frame rate is set to 80Hz. The frame rate is measured when low speed frequency equals to 30.72KHz.

5.8. LCD Voltage Generation

The GPL87104A offers a voltage regulator and a charge-pumping circuit. Users can get the desired VLCD by changing the output reference voltage (writing to register) of the voltage regulator. Enabling the voltage regulator and charge-pumping circuit gets a stable VLCD that will not be affected by VDD. The VLCD is adjustable from 3V to 4.5V with 5 levels at 1/3bias, or 4.0V to 6.0V with 5 levels at 1/4bias. It is suggested that VLCD must be higher than VDD or abnormal operation will occur.

5.9. Buzzer Driver

PD[1:0] can be used as buzzer output. When \$16.b1 = b0 = '1', PD.1 and PD.0 are set for buzzer output. Or else when b1 = b0 = '0', PD.1 and PD.0 are set to normal I/O. When counter overflows, it will toggle PD.1 and PD.0 for driving buzzer.

5.10. Auxiliary Calculation Hardware

GPL87104A contains auxiliary calculation hardware. This

hardware allows some nibble operations to accomplish only at one store and load instruction. The original data content should first be stored at the register (\$50, \$51) and then many decimal operations, e.g. x10, /10 or nibble swap, can be obtained just by executing reading instruction at the relative registers (\$52~5F). It speeds up many decimal operations that originally need several instructions for one operation.

5.11. Analog Block

In addition to the LCD controller and clock source, GPL87104A also provides many low power and useful analog blocks. The built-in power switch changes the power source automatically between battery and solar cell source and it is helpful for two-way source that is a common solution for many low power systems. 1.2V/1.5V internal regulator helps entire system operation to be operative at low current environment. Internal low voltage reset analog block prevents the unusual system operation at the voltage under operation range. .

5.12. Mask Options

5.12.1. Low speed clock source selection

- 1). Rosc30K
- 2). X'TAL32K

5.12.2. Watchdog timer

- 1). Enabled
- 2). Disabled

5.12.3. Operation voltage selection

- 1). 1.2V~1.8V
- 2). 1.8V~3.6V

5.12.4. SEG53/PC3 pin share selection

- 1). Pin used as PC3
- 2). Pin used as SEG53

5.12.5. SEG54/PC2 pin share selection

- 1). Pin used as PC2
- 2). Pin used as SEG54

5.12.6. SEG55/PC1 pin share selection

- 1). Pin used as PC1
- 2). Pin used as SEG55

5.12.7. SEG56/PC0 pin share selection

- 1). Pin used as PC0
- 2). Pin used as SEG56

5.12.8. SEG57/PD5 pin share selection

- 1). Pin used as PD5
- 2). Pin used as SEG57


5.12.9. SEG58/PD4 pin share selection

- 1). Pin used as PD4
- 2). Pin used as SEG58

5.12.10. SEG59/PD3 pin share selection

- 1). Pin used as PD3
- 2). Pin used as SEG59

5.13. Map of Memory



6. ELECTRICAL SPECIFICATIONS

6.1. Absolute Maximum Ratings

Characteristics	Symbol	Ratings
DC Supply Voltage	V_+	-0.3~5 V
Input Voltage Range	V_{IN}	-0.3V to $V_+ + 0.3V$
Operating Temperature	T_{OPR}	-20°C to +70°C @1.8V~3.6V
		0°C to +70°C @1.2V~1.8V
Storage Temperature	T_{STG}	-40°C to +125°C

Note: Stresses beyond those given in the Absolute Maximum Rating table may cause permanent damage to the device. For normal operational conditions see AC/DC Electrical Characteristics.

6.2. DC Characteristics($T_A = 25^\circ\text{C}$)

Characteristics	Symbol	Limit			Unit	Terminal	Test Condition
		Min.	Typ.	Max.			
Operating Voltage	VCC	1.2	-	1.8	V	VDDSW	Operation voltage select 1.2~1.8V
		1.8	-	3.6			Operation voltage select 1.8~3.6V
Hysteresis voltage of power Switch	V _{HS}	0.09	0.1	0.13	V	VB,VS	
Internal regulator output for logic	VREG	1.1	1.2	1.4	V	VREG	Operation voltage select 1.2~1.8V
		1.3	1.5	1.7			Operation voltage select 1.8~3.6V
Input High Level	V _{IH}	Vddsw*0.7	-	Vddsw	V	PC,PD,PE	
Input Low Level	V _{IL}	-	-	Vddsw*0.3	V	PC,PD,PE	
Output High Current (I/O)	I _{OH}	2.0	-	-	mA	PC,PD,PE	Vddsw = 3.0V, V _{OH} = 0.7*Vddsw
		0.4	-	-			Vddsw = 1.5V, V _{OH} = 0.7*Vddsw
Output Sink Current (I/O)	I _{OL}	4.0	-	-	mA		Vddsw = 3.0V, V _{OL} = 0.3*Vddsw
		1.0	-	-			Vddsw = 1.5V, V _{OL} = 0.3*Vddsw
Output High Current (Buzzer)	I _{OH}	8	-	-	mA	PD[1:0]	Vddsw = 3.0V, V _{OH} = 0.7*Vddsw
		2	-	-			Vddsw = 1.5V, V _{OH} = 0.7*Vddsw
Output Sink Current (Buzzer)	I _{OL}	10	-	-	mA		Vddsw = 3.0V, V _{OL} = 0.3*Vddsw
		3	-	-			Vddsw = 1.5V, V _{OL} = 0.3*Vddsw
LCD Bias Voltage	V _{lcd}	-5%	3.0~4.5	+5%	V	V _{lcd}	1/3 bias, At 25 deg and -8.1mv/℃
			4.0~6.0				1/4 bias,At 25 deg and -10.8mv/℃
Pull low Resistance	R _{PL}	50	140	210	K	PC,PD,PE	VDD=1.2~3.6V
High Frequency	F _H	-20%	225	+20%	kHz		Clock selected as 225kHz *2
		-	500	-			Clock selected as 500kHz *2
			1000				Clock selected as 1000kHz *2
			1800				Clock selected as 1800kHz *2
Low Frequency	F _L	-20%	30.72	+20%	kHz	X32I,X32O	Low speed clock select as IOS30K
		-	32.768	-			Low speed clock select as XTAL32K
Operating Current	I _{OP}	-	15	20	μA		High Frequency =225kHz, CPU on, LCD on, no load (VDD=3.6V)
		-	35	-	μA		High Frequency =500kHz, CPU on, LCD on, no load (VDD=3.6V)
		-	65	-	μA		High Frequency =1000kHz, CPU on, LCD on, no load (VDD=3.6V)
		-	100	-	μA		High Frequency =1800kHz, CPU on, LCD on, no load (VDD=3.6V)


Characteristics	Symbol	Limit			Unit	Terminal	Test Condition
		Min.	Typ.	Max.			
Halt Current	I _{HALT}	-	3.2	4	μA		Low Frequency active, CPU off, LCD on, no load(VDD=3.6V) @50°C
Standby Current	I _{STBY}	-	-	1.0	μA		Clock is stopped, LCD off(VDD=3.6V) @25°C
		-	-	1.5	μA		Clock is stopped, LCD off(VDD=3.6V) @50°C

Note1: VLcd should be higher than VDD to prevent forward biasing the p-n junction of I/O output PMOS.

Note2: Only the main CPU frequency selected in confirmation sheet is guaranteed in the range of +/-20% variation, and the other frequencies may be beyond the range of +/-20% variation.

For example, if 1800KHZ is selected as CPU frequency in confirmation sheet, 1800KHZ is varied in the range of +/-20%. The other frequencies such as 225KHZ, 500KHZ, or 1000KHZ may beyond the range of +/-20% variation

7. APPLICATION CIRCUITS



Note1: These capacitor values are for design reference only. Different capacitor values may be required for different crystal/resonator used.

8. PACKAGE/PAD LOCATIONS

8.1. Ordering Information

Product Number	Package Type
GPL87104A -NnnV-C	Chip form

Note1: Code number (NnnV) is assigned for customer.

Note2: Code number (N = A-Z or 0-9, nn=00-99); version (V = A - Z)

9. DISCLAIMER

The information appearing in this publication is believed to be accurate.

Integrated circuits sold by Generalplus Technology are covered by the warranty and patent indemnification provisions stipulated in the terms of sale only. GENERALPLUS makes no warranty, express, statutory implied or by description regarding the information in this publication or regarding the freedom of the described chip(s) from patent infringement. FURTHERMORE, GENERALPLUS MAKES NO WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PURPOSE. GENERALPLUS reserves the right to halt production or alter the specifications and prices at any time without notice. Accordingly, the reader is cautioned to verify that the data sheets and other information in this publication are current before placing orders. Products described herein are intended for use in normal commercial applications. Applications involving unusual environmental or reliability requirements, e.g. military equipment or medical life support equipment, are specifically not recommended without additional processing by GENERALPLUS for such applications. Please note that application circuits illustrated in this document are for reference purposes only.

10. REVISION HISTORY

Date	Revision #	Description	Page
Mar. 15, 2016	1.1	modified section 6.2	10-11
Aug. 01, 2011	1.0	1. modified features; 2. modified V4X to Vlcd in block diagram, signal description & PAD assignment; 3. modified section 5.7; 4. removed control register description at section 5.12; 5. modified section 6.1 & 6.2;	15
Nov. 25, 2010	0.1	Original	14