GD25Q80B

DATASHEET



44 - 1 Rev.1.2

Contents

1.	FE	EATURES	4
2.	GI	ENERAL DESCRIPTION	5
3.	МІ	EMORY ORGANIZATION	7
			•
4.		EVICE OPERATION	
5.	DA	ATA PROTECTION	9
6.	ST	TATUS REGISTER	10
7.	C	DMMANDS DESCRIPTION	12
	7.1.	Write Enable (WREN) (06H)	-
	7.1. 7.2.	WRITE DISABLE (WRDI) (04H)	
		READ STATUS REGISTER (RDSR) (05H or 35H)	
	7.3. 7.4.		
		WRITE STATUS REGISTER (WRSR) (01H)	
	7.5.	READ DATA BYTES (READ) (03H)	
	7.6. 	READ DATA BYTES AT HIGHER SPEED (FAST READ) (OBH)	
	7.7.	DUAL OUTPUT FAST READ (3BH)	
	7.8.	QUAD OUTPUT FAST READ (6BH)	
	7.9.	DUAL I/O FAST READ (BBH)	
	7.10.		
	7.11.		
	7.12.		
	7.13.	• • • • • • • • • • • • • • • • • • • •	
	7.14.		
	7.15.		
	7.16.	64KB Block Erase (BE) (D8H)	25
	7.17.	- (- / (/	
	7.18.		
	7.19.	RELEASE FROM DEEP POWER-DOWN OR HIGH PERFORMANCE MODE AND READ DEVICE ID (RDI) (ABH)	26
	7.20.	READ MANUFACTURE ID/ DEVICE ID (REMS) (90H)	27
	7.21.	READ MANUFACTURE ID/ DEVICE ID DUAL I/O (92H)	28
	7.22.	Read Manufacture ID/ Device ID Quad I/O (94H)	28
	7.23.	READ IDENTIFICATION (RDID) (9FH)	29
	7.24.	HIGH PERFORMANCE MODE (HPM) (A3H)	30
	7.25.	CONTINUOUS READ MODE RESET (CRMR) (FFH)	30
	7.26.	Program/Erase Suspend (PES) (75H)	31
	7.27.	Program/Erase Resume (PER) (7AH)	31
	7.28.	Erase Security Registers (44H)	32
	7.29.	Program Security Registers (42H)	33
	7.30.	Read Security Registers (48H)	34
8.	EL	_ECTRICAL CHARACTERISTICS	35
٠.			33



8.1.	POWER-ON TIMING35
8.2.	INITIAL DELIVERY STATE35
8.3.	DATA RETENTION AND ENDURANCE
8.4.	LATCH UP CHARACTERISTICS
8.5.	ABSOLUTE MAXIMUM RATINGS
8.6.	CAPACITANCE MEASUREMENT CONDITIONS
8.7.	DC CHARACTERISTICS
8.8.	AC CHARACTERISTICS
9. OR	DERING INFORMATION40
10. P	ACKAGE INFORMATION41
10.1.	PACKAGE SOP8 150MIL41
10.2.	PACKAGE USON8 (3*2MM)42
10.3.	PACKAGE SOP8 208MIL
10.4.	PACKAGE DIP8 300MIL44



1. FEATURES

- ♦ 8M-bit Serial Flash
 - -1024K-byte
 - -256 bytes per programmable page
- ◆ Standard, Dual, Quad SPI
 - -Standard SPI: SCLK, CS#, SI, SO, WP#, HOLD#
 - -Dual SPI: SCLK, CS#, IO0, IO1, WP#, HOLD#
 - -Quad SPI: SCLK, CS#, IO0, IO1, IO2, IO3
- ◆ High Speed Clock Frequency
 - -120MHz for fast read with 30PF load
 - -Dual I/O Data transfer up to 240Mbits/s
 - -Quad I/O Data transfer up to 480Mbits/s
- ◆ Software/Hardware Write Protection
 - -Write protect all/portion of memory via software
 - -Enable/Disable protection with WP# Pin
 - -Top or Bottom, Sector or Block selection
- ◆ Minimum 100,000 Program/Erase Cycles
- ◆ Typical 10 years Data Retention

- ◆ Program/Erase Speed
 - -Page Program time: 0.7ms typical
 - -Sector Erase time: 100ms typical
 - -Block Erase time: 0.2/0.4s typical
 - -Chip Erase time: 8s typical
- ◆ Flexible Architecture
 - -Sector of 4K-byte
 - -Block of 32/64k-byte
- ◆ Low Power Consumption
 - -20mA maximum active current
 - -5uA maximum power down current
- ◆ Advanced security Features⁽¹⁾
 - -16-Bit Customer ID
 - -4*256-Byte Security Registers With OTP Lock
- ◆ Single Power Supply Voltage
 - -Full voltage range:2.7~3.6V
- ◆ Package Information
 - -SOP8 (150mil)
 - -SOP8 (208mil)
 - -DIP8 (300mil)
 - -USON8 (3*2mm)




44 - 4 Rev.1.2

2. GENERAL DESCRIPTION

The GD25Q80B (8M-bit) Serial flash supports the standard Serial Peripheral Interface (SPI), and supports the Dual/Quad SPI: Serial Clock, Chip Select, Serial Data I/O0 (SI), I/O1 (SO), I/O2 (WP#), and I/O3 (HOLD#). The Dual I/O data is transferred with speed of 240Mbits/s and the Quad I/O & Quad output data is transferred with speed of 480Mbits/s.

CONNECTION DIAGRAM




PIN DESCRIPTION

Pin Name I/O		Description		
CS#	I	Chip Select Input		
SO (IO1)	I/O	Data Output (Data Input Output 1)		
WP# (IO2)	I/O	Write Protect Input (Data Input Output 2)		
vss		Ground		
SI (IO0)	I/O	Data Input (Data Input Output 0)		
SCLK	1	Serial Clock Input		
HOLD# (IO3)	I/O	Hold Input (Data Input Output 3)		
VCC		Power Supply		



44 - 5 Rev.1.2

BLOCK DIAGRAM





44 - 6 Rev.1.2

3. MEMORY ORGANIZATION

GD25Q80B

Each device has	Each block has	Each sector has	Each page has	
1M	64/32K	4K	256	bytes
4K	256/128	16	-	pages
256	16/8	-	-	sectors
16/32	-	-	-	blocks

UNIFORM BLOCK SECTOR ARCHITECTURE GD25Q80B 64K Bytes Block Sector Architecture

Block	Sector	Address range		
	255	0FF000H	0FFFFH	
15				
	240	0F0000H	0F0FFFH	
	239	0EF000H	0EFFFFH	
14				
	224	0E0000H	0E0FFFH	
	47	02F000H	02FFFFH	
2				
	32	020000H	020FFFH	
	31	01F000H	01FFFFH	
1				
	16	010000H	010FFFH	
	15	00F000H	00FFFFH	
0				
	0	000000H	000FFFH	



44 - 7 Rev.1.2

4. DEVICE OPERATION

SPI Mode

Standard SPI

The GD25Q80B features a serial peripheral interface on 4 signals bus: Serial Clock (SCLK), Chip Select (CS#), Serial Data Input (SI) and Serial Data Output (SO). Both SPI bus mode 0 and 3 are supported. Input data is latched on the rising edge of SCLK and data shifts out on the falling edge of SCLK.

Dual SPI

The GD25Q80B supports Dual SPI operation when using the "Dual Output Fast Read" and "Dual I/O Fast Read" (3BH and BBH) commands. These commands allow data to be transferred to or from the device at two times the rate of the standard SPI. When using the Dual SPI command the SI and SO pins become bidirectional I/O pins: IO0 and IO1.

Quad SPI

The GD25Q80B supports Quad SPI operation when using the "Quad Output Fast Read"," Quad I/O Fast Read", "Quad I/O Word Fast Read" (6BH, EBH, E7H) commands. These commands allow data to be transferred to or from the device at four times the rate of the standard SPI. When using the Quad SPI command the SI and SO pins become bidirectional I/O pins: IOO and IO1, and WP# and HOLD# pins become IO2 and IO3. Quad SPI commands require the non-volatile Quad Enable bit (QE) in Status Register to be set.

Hold

The HOLD# signal goes low to stop any serial communications with the device, but doesn't stop the operation of write status register, programming, or erasing in progress.

The operation of HOLD, need CS# keep low, and starts on falling edge of the HOLD# signal, with SCLK signal being low (if SCLK is not being low, HOLD operation will not start until SCLK being low). The HOLD condition ends on rising edge of HOLD# signal with SCLK being low (If SCLK is not being low, HOLD operation will not end until SCLK being low).

The SO is high impedance, both SI and SCLK don't care during the HOLD operation, if CS# drives high during HOLD operation, it will reset the internal logic of the device. To re-start communication with chip, the HOLD# must be at high and then CS# must be at low.




Figure 1. Hold Condition

44 - 8 Rev.1.2

5. DATA PROTECTION

The GD25Q80B provide the following data protection methods:

- Write Enable (WREN) command: The WREN command is set the Write Enable Latch bit (WEL). The WEL bit will return to reset by the following situation:
 - -Power-Up
 - -Write Disable (WRDI)
 - -Write Status Register (WRSR)
 - -Page Program (PP)
 - -Sector Erase (SE) / Block Erase (BE) / Chip Erase (CE)
- ◆ Software Protection Mode: The Block Protect (BP4, BP3, BP2, BP1, BP0) bits define the section of the memory array that can be read but not change.
- ◆ Hardware Protection Mode: WP# going low to protected the BP0~BP4 bits and SRP0~1 bits.
- ◆ Deep Power-Down Mode: In Deep Power-Down Mode, all commands are ignored except the Release from Deep Power-Down Mode command.

Table 1.0 GD25Q80B Protected area size (CMP=0)

,	Status R	egister	Conten	t	Memory Content					
BP4	BP3	BP2	BP1	BP0	Blocks	Addresses	Density	Portion		
Х	Х	0	0	0	NONE	NONE	NONE	NONE		
0	0	0	0	1	15	0F0000H-0FFFFFH	64KB	Upper 1/16		
0	0	0	1	0	14to 15	0E0000H-0FFFFFH	128KB	Upper 1/8		
0	0	0	1	1	12to 15	0C0000H-0FFFFFH	256KB	Upper 1/4		
0	0	1	0	0	8 to 15	080000H-0FFFFFH	512KB	Upper 1/2		
0	1	0	0	1	0	000000H-00FFFFH	64KB	Lower 1/16		
0	1	0	1	0	0 to 1	000000H-01FFFFH	128KB	Lower 1/8		
0	1	0	1	1	0 to 3	000000H-03FFFFH	256KB	Lower 1/4		
0	1	1	0	0	0 to 7	000000H-07FFFFH	512KB	Lower 1/2		
0	Х	1	0	1	0 to 15	000000H-0FFFFFH	1MB	ALL		
Х	Х	1	1	Х	0 to 15	000000H-0FFFFFH	1MB	ALL		
1	0	0	0	1	15	0FF000H-0FFFFFH	4KB	Top Block		
1	0	0	1	0	15	0FE000H-0FFFFFH	8KB	Top Block		
1	0	0	1	1	15	0FC000H-0FFFFFH	16KB	Top Block		
1	0	1	0	Х	15	0F8000H-0FFFFFH	32KB	Top Block		
1	1	0	0	1	0	000000H-000FFFH	4KB	Bottom Block		
1	1	0	1	0	0	000000H-001FFFH	8KB	Bottom Block		
1	1	0	1	1	0	000000H-003FFFH	16KB	Bottom Block		
1	1	1	0	Х	0	000000H-007FFFH	32KB	Bottom Block		



44 - 9 Rev.1.2

Table1.1 GD25Q80B Protected area size (CMP=1)

:	Status F	Register	Conten	t		Memory Content					
BP4	BP4 BP3 BP2 BP1 BP0		Blocks	Addresses	Density	Portion					
Х	Х	0	0	0	0 to 15	000000H-0FFFFFH	1M	ALL			
0	0	0	0	1	0 to 14	000000H-0EFFFFH	960KB	Lower 15/16			
0	0	0	1	0	0 to 13	000000H-0DFFFFH	896KB	Lower 17/8			
0	0	0	1	1	0 to 11	000000H-0BFFFFH	768KB	Lower 3/4			
0	0	1	0	0	0 to 7	000000H-07FFFFH	512KB	Lower 1/2			
0	1	0	0	1	1 to 15	010000H-0FFFFFH	960KB	Upper 15/16			
0	1	0	1	0	2 to 15	020000H-0FFFFFH	896KB	Upper 7/8			
0	1	0	1	1	4 to 15	040000H-0FFFFFH	768KB	Upper 3/4			
0	1	1	0	0	8 to 15	080000H-0FFFFFH	512KB	Upper 1/2			
0	Х	1	0	1	NONE	NONE	NONE	NONE			
Х	Х	1	1	Х	NONE	NONE	NONE	NONE			
1	0	0	0	1	0 to 15	000000H-0FEFFFH	1020KB	L - 255/256			
1	0	0	1	0	0 to 15	000000H-0FDFFFH	1016KB	L - 127/128			
1	0	0	1	1	0 to 15	000000H-0FBFFFH	1008KB	L - 63/64			
1	0	1	0	Х	0 to 15	000000H-0F7FFFH	992KB	L – 31/32			
1	1	0	0	1	0 to 15	001000H-0FFFFFH	1020KB	U - 255/156			
1	1	0	1	0	0 to 15	002000H-0FFFFH	1016KB	U - 127/128			
1	1	0	1	1	0 to 15	004000H-0FFFFFH	1008KB	U - 63/64			
1	1	1	0	Х	0 to 15	008000H-0FFFFFH	992KB	U – 31/32			

6. STATUS REGISTER

S15	S14	S13	S12	S11	S10	S9	S8
SUS	СМР	Reserved	Reserved	Reserved	LB	QE	SRP1
S 7	S6	S5	S4	S3	S2	S1	S0
SRP0	BP4	BP3	BP2	BP1	BP0	WEL	WIP

The status and control bits of the Status Register are as follows:

WIP bit.

The Write In Progress (WIP) bit indicates whether the memory is busy in program/erase/write status register progress. When WIP bit sets to 1, means the device is busy in program/erase/write status register progress, when WIP bit sets 0, means the device is not in program/erase/write status register progress.

WEL bit.

The Write Enable Latch (WEL) bit indicates the status of the internal Write Enable Latch. When set to 1 the internal Write Enable Latch is set, when set to 0 the internal Write Enable Latch is reset and no Write Status Register, Program or Erase command is accepted.



44 - 10 Rev.1.2

BP4, BP3, BP2, BP1, BP0 bits.

The Block Protect (BP4, BP3, BP2, BP1, BP0) bits are non-volatile. They define the size of the area to be software protected against Program and Erase commands. These bits are written with the Write Status Register (WRSR) command. When the Block Protect (BP4, BP3, BP2, BP1, BP0) bits are set to 1, the relevant memory area (as defined in Table1).becomes protected against Page Program (PP), Sector Erase (SE) and Block Erase (BE) commands. The Block Protect (BP4, BP3, BP2, BP1, BP0) bits can be written provided that the Hardware Protected mode has not been set. The Chip Erase (CE) command is executed, if the Block Protect (BP2, BP1, BP0) bits are "000" when CMP=0, or "101/11X" when CMP=1.

SRP1, SRP0 bits.

The Status Register Protect (SRP1 and SRP0) bits are non-volatile Read/Write bits in the status register. The SRP bits control the method of write protection: software protection, hardware protection, power supply lock-down or one time programmable protection.

SRP1	SRP0	#WP	Status Register	Description
0	0	Х	Software Protected	The Status Register can be written to after a Write Enable
U	U	^	Soliware Protected	command, WEL=1.(Default)
0	1	0	Hardware Protected	WP#=0, the Status Register locked and can not be written to.
0	1	1	Hardwara Unprotected	WP#=1, the Status Register is unlocked and can be written to
0	ı	1 Hardware Unprotecte		after a Write Enable command, WEL=1.
1	0	X	Power Supply Lock-Down(1)	Status Register is protected and can not be written to again
_ '	U	7 Fower Supply Lock-Down(1)		until the next Power-Down, Power-Up cycle.
1	1	Х	One Time Program	Status Register is permanently protected and can not be
_ '	'	^	One fille Flografii	written to.

NOTE:

1. When SRP1, SRP0= (1, 0), a Power-Down, Power-Up cycle will change SRP1, SRP0 to (0, 0) state.

QE bit.

The Quad Enable (QE) bit is a non-volatile Read/Write bit in the Status Register that allows Quad operation. When the QE bit is set to 0 (Default) the WP# pin and HOLD# pin are enable. When the QE pin is set to 1, the Quad IO2 and IO3 pins are enabled. (The QE bit should never be set to 1 during standard SPI or Dual SPI operation if the WP# or HOLD# pins are tied directly to the power supply or ground)

LB bit.

The LB bit is a non-volatile One Time Program (OTP) bit in Status Register (S10) that provide the write protect control and status to the Security Registers. The default state of LB is 0, the security registers are unlocked. LB can be set to 1 individually using the Write Register instruction. LB is One Time Programmable, once it's set to 1, the Security Registers will become read-only permanently.

CMP bit

The CMP bit is a non-volatile Read/Write bit in the Status Register (S14). It is used in conjunction the BP4-BP0 bits to provide more flexibility for the array protection. Please see the Status registers Memory Protection table for details. The default setting is CMP=0.

SUS bit

The SUS bit is a read only bit in the status register (S15) that is set to 1 after executing an Erase/Program Suspend (75H) command. The SUS bit is cleared to 0 by Erase/Program Resume (7AH) command as well as a power-down, power-up cycle.

44 - 11 Rev.1.2

7. COMMANDS DESCRIPTION

All commands, addresses and data are shifted in and out of the device, beginning with the most significant bit on the first rising edge of SCLK after CS# is driven low. Then, the one-byte command code must be shifted in to the device, most significant bit first on SI, each bit being latched on the rising edges of SCLK.

See Table2, every command sequence starts with a one-byte command code. Depending on the command, this might be followed by address bytes, or by data bytes, or by both or none. CS# must be driven high after the last bit of the command sequence has been shifted in. For the command of Read, Fast Read, Read Status Register or Release from Deep Power-Down, and Read Device ID, the shifted-in command sequence is followed by a data-out sequence. CS# can be driven high after any bit of the data-out sequence is being shifted out.

For the command of Page Program, Sector Erase, Block Erase, Chip Erase, Write Status Register, Write Enable, Write Disable or Deep Power-Down command, CS# must be driven high exactly at a byte boundary, otherwise the command is rejected, and is not executed. That is CS# must driven high when the number of clock pulses after CS# being driven low is an exact multiple of eight. For Page Program, if at any time the input byte is not a full byte, nothing will happen and WEL will not be reset.

Table2. Commands

Command Name	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	n-Bytes
Write Enable	06H						
Write Disable	04H						
Read Status Register	05H	(S7-S0)					(continuous)
Read Status Register-1	35H	(S15-S8)					(continuous)
Write Status Register	01H	(S7-S0)	(S15-S8)				
Read Data	03H	A23-A16	A15-A8	A7-A0	(D7-D0)	(Next byte)	(continuous)
Fast Read	0BH	A23-A16	A15-A8	A7-A0	dummy	(D7-D0)	(continuous)
Dual Output	3BH	A23-A16	A15-A8	A7-A0	dummy	(D7-D0) ⁽¹⁾	(continuous)
Fast Read							
Dual I/O	BBH	A23-A8 ⁽²⁾	A7-A0	(D7-D0) ⁽¹⁾			(continuous)
Fast Read			M7-M0 ⁽²⁾				
Quad Output	6BH	A23-A16	A15-A8	A7-A0	dummy	(D7-D0) ⁽³⁾	(continuous)
Fast Read			(5)	(0)			
Quad I/O	EBH	A23-A0	dummy ⁽⁵⁾	(D7-D0) ⁽³⁾			(continuous)
Fast Read		M7-M0 ⁽⁴⁾	(0)	(0)			
Quad I/O Word	E7H	A23-A0	dummy ⁽⁶⁾	(D7-D0) ⁽³⁾			(continuous)
Fast Read ⁽⁷⁾		M7-M0 ⁽⁴⁾	<u> </u>				
Continuous Read Reset	FFH						
Page Program	02 H	A23-A16	A15-A8	A7-A0	(D7-D0)	Next byte	
Quad Page Program	32H	A23-A16	A15-A8	A7-A0	(D7-D0) ⁽³⁾		
Sector Erase	20H	A23-A16	A15-A8	A7-A0			
Block Erase(32K)	52H	A23-A16	A15-A8	A7-A0			
Block Erase(64K)	D8H	A23-A16	A15-A8	A7-A0			
Chip Erase	C7/60 H						
Program/Erase	75H						
Suspend							
Program/Erase Resume	7AH						
Deep Power-Down	В9Н						
Release From Deep	ABH	dummy	dummy	dummy	(DID7-		(continuous)
Power-Down, And					DID0)		
Read Device ID							
Release From Deep	ABH						
Power-Down							



44 - 12 Rev.1.2

Manufacturer/ Device ID	90H	dummy	dummy	00H	(MID7- MID0)	(DID7- DID0)	(continuous)
High Performance Mode	A3H	dummy	dummy	dummy			
Manufacturer/ Device ID by Dual I/O	92H	A23-A8	A7-A0, M7-M0	MID7- MID0 DID7-DID0			(continuous)
Manufacturer/ Device ID by Quad I/O	94H	A23-A0, M7-M0	dummy	MID7- MID0 DID7-DID0			(continuous)
Read Identification	9FH	(MID7- MID0)	(JDID15- JDID8)	(JDID7- JDID0)			(continuous)
Erase Security Registers ⁽⁸⁾	44H	A23-A16	A15-A8	A7-A0			
Program Security Registers ⁽⁸⁾	42H	A23-A16	A15-A8	A7-A0	(D7-D0)	(D7-D0)	
Read Security Registers ⁽⁸⁾	48H	A23-A16	A15-A8	A7-A0	dummy	(D7-D0)	

NOTE:

1. Dual Output data

IO0 = (D6, D4, D2, D0)

IO1 = (D7, D5, D3, D1)

2. Dual Input Address

IO0 = A22, A20, A18, A16, A14, A12, A10, A8 A6, A4, A2, A0, M6, M4, M2, M0

IO1 = A23, A21, A19, A17, A15, A13, A11, A9 A7, A5, A3, A1, M7, M5, M3, M1

3. Quad Output Data

IO0 = (D4, D0,)

IO1 = (D5, D1,)

IO2 = (D6, D2,)

IO3 = (D7, D3,....)

4. Quad Input Address

IO0 = A20, A16, A12, A8, A4, A0, M4, M0

IO1 = A21, A17, A13, A9, A5, A1, M5, M1

IO2 = A22, A18, A14, A10, A6, A2, M6, M2

IO3 = A23, A19, A15, A11, A7, A3, M7, M3

5. Fast Read Quad I/O Data

IO0 = (x, x, x, x, D4, D0,...)

IO1 = (x, x, x, x, D5, D1,...)

IO2 = (x, x, x, x, D6, D2,...)

IO3 = (x, x, x, x, D7, D3,...)

6. Fast Word Read Quad I/O Data

IO0 = (x, x, D4, D0,...)

IO1 = (x, x, D5, D1,...)

IO2 = (x, x, D6, D2,...)

IO3 = (x, x, D7, D3,...)

7. Fast Word Read Quad I/O Data: the lowest address bit must be 0.



44 - 13 Rev.1.2

8. Security Registers Address:

Security Register0: A23-A16=00H, A15-A8=00H, A7-A0= Byte Address; Security Register1: A23-A16=00H, A15-A8=01H, A7-A0= Byte Address; Security Register3: A23-A16=00H, A15-A8=03H, A7-A0= Byte Address.

Table of ID Definitions:

GD25Q80B

Operation Code	M7-M0	ID15-ID8	ID7-ID0
9FH	C8	40	14
90H	C8		13
ABH			13



44 - 14 Rev.1.2

7.1. Write Enable (WREN) (06H)

The Write Enable (WREN) command is for setting the Write Enable Latch (WEL) bit. The Write Enable Latch (WEL) bit must be set prior to every Page Program (PP), Sector Erase (SE), Block Erase (BE), Chip Erase (CE) and Write Status Register (WRSR) command. The Write Enable (WREN) command sequence: CS# goes low → sending the Write Enable command → CS# goes high.

CS# 3 4 5 6 **SCLK** Command SI 06H High-Z SO

Figure 2. Write Enable Sequence Diagram

7.2. Write Disable (WRDI) (04H)

The Write Disable command is for resetting the Write Enable Latch (WEL) bit. The Write Disable command sequence: CS# goes low→Sending the Write Disable command →CS# goes high. The WEL bit is reset by following condition: Power-up and upon completion of the Write Status Register, Page Program, Sector Erase, Block Erase and Chip Erase commands.




Figure 3. Write Disable Sequence Diagram

7.3. Read Status Register (RDSR) (05H or 35H)

The Read Status Register (RDSR) command is for reading the Status Register. The Status Register may be read at any time, even while a Program, Erase or Write Status Register cycle is in progress. When one of these cycles is in progress, it is recommended to check the Write In Progress (WIP) bit before sending a new command to the device. It is also possible to read the Status Register continuously. For command code "05H", the SO will output Status Register bits S7~S0. The command code "35H", the SO will output Status Register bits S15~S8.




Figure 4. Read Status Register Sequence Diagram

Rev.1.2 44 - 15

7.4. Write Status Register (WRSR) (01H)

The Write Status Register (WRSR) command allows new values to be written to the Status Register. Before it can be accepted, a Write Enable (WREN) command must previously have been executed. After the Write Enable (WREN) command has been decoded and executed, the device sets the Write Enable Latch (WEL).

The Write Status Register (WRSR) command has no effect on S15, S1 and S0 of the Status Register. CS# must be driven high after the eighth or sixteen bit of the data byte has been latched in. If not, the Write Status Register (WRSR) command is not executed. If CS# is driven high after eighth bit of the data byte, the CMP and QE and SRP1 bits will be cleared to 0. As soon as CS# is driven high, the self-timed Write Status Register cycle (whose duration is t_W) is initiated. While the Write Status Register cycle is in progress, the Status Register may still be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Write Status Register cycle, and is 0 when it is completed. When the cycle is completed, the Write Enable Latch (WEL) is reset.

The Write Status Register (WRSR) command allows the user to change the values of the Block Protect (BP4, BP3, BP2, BP1, BP0) bits, to define the size of the area that is to be treated as read-only, as defined in Table1. The Write Status Register (WRSR) command also allows the user to set or reset the Status Register Protect (SRP1 and SRP0) bits in accordance with the Write Protect (WP#) signal. The Status Register Protect (SRP1 and SRP0) bits and Write Protect (WP#) signal allow the device to be put in the Hardware Protected Mode. The Write Status Register (WRSR) command is not executed once the Hardware Protected Mode is entered.




Figure 5. Write Status Register Sequence Diagram

7.5. Read Data Bytes (READ) (03H)

The Read Data Bytes (READ) command is followed by a 3-byte address (A23-A0), each bit being latched-in during the rising edge of SCLK. Then the memory content, at that address, is shifted out on SO, each bit being shifted out, at a Max frequency f_R , during the falling edge of SCLK. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out. The whole memory can, therefore, be read with a single Read Data Bytes (READ) command. Any Read Data Bytes (READ) command, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.




Figure 6. Read Data Bytes Sequence Diagram

44 - 16 Rev.1.2

7.6. Read Data Bytes At Higher Speed (Fast Read) (0BH)

The Read Data Bytes at Higher Speed (Fast Read) command is for quickly reading data out. It is followed by a 3-byte address (A23-A0) and a dummy byte, each bit being latched-in during the rising edge of SCLK. Then the memory content, at that address, is shifted out on SO, each bit being shifted out, at a Max frequency f_C , during the falling edge of SCLK. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out.




Figure 7. Read Data Bytes at Higher Speed Sequence Diagram

7.7. Dual Output Fast Read (3BH)

The Dual Output Fast Read command is followed by 3-byte address (A23-A0) and a dummy byte, each bit being latched in during the rising edge of SCLK, then the memory contents are shifted out 2-bit per clock cycle from SI and SO. The command sequence is shown in followed Figure8. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out.




Figure 8. Dual Output Fast Read Sequence Diagram

44 - 17 Rev.1.2

7.8. Quad Output Fast Read (6BH)

The Quad Output Fast Read command is followed by 3-byte address (A23-A0) and a dummy byte, each bit being latched in during the rising edge of SCLK, then the memory contents are shifted out 4-bit per clock cycle from IO3, IO2, IO1 and IO0. The command sequence is shown in followed Figure9. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out.




Figure 9. Quad Output Fast Read Sequence Diagram

7.9. Dual I/O Fast Read (BBH)

The Dual I/O Fast Read command is similar to the Dual Output Fast Read command but with the capability to input the 3-byte address (A23-0) and a "Continuous Read Mode" byte 2-bit per clock by SI and SO, each bit being latched in during the rising edge of SCLK, then the memory contents are shifted out 2-bit per clock cycle from SI and SO. The command sequence is shown in followed Figure 10. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out. To ensure optimum performance the High Performance Mode (HPM) command (A3H) must be executed once, prior to the Dual I/O Fast Read command.

Dual I/O Fast Read With "Continuous Read Mode"


The Dual I/O Fast Read command can further reduce command overhead through setting the "Continuous Read Mode" bits (M7-0) after the input 3-byte address (A23-A0). If the "Continuous Read Mode" bits (M7-0) =AXH, then the next Dual I/O Fast Read command (after CS# is raised and then lowered) does not require the BBH command code. The command sequence is shown in followed Figure11. If the "Continuous Read Mode" bits (M7-0) are any value other than AXH, the next command requires the first BBH command code, thus returning to normal operation. A "Continuous Read Mode" Reset command can be used to reset (M7-0) before issuing normal command.




44 - 18 Rev.1.2

CS# 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 **SCLK** Command SI(IO0) BBH SO(IO1) CS# 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 **SCLK** SI(IO0) SO(IO1) Byte1 Byte2 Byte3 Byte4

Figure 10. Dual I/O Fast Read Sequence Diagram (M7-0= 0XH or not AXH)







44 - 19 Rev.1.2

Quad I/O Fast Read (EBH) 7.10.

The Quad I/O Fast Read command is similar to the Dual I/O Fast Read command but with the capability to input the 3-byte address (A23-0) and a "Continuous Read Mode" byte and 4-dummy clock 4-bit per clock by IO0, IO1, IO3, IO4, each bit being latched in during the rising edge of SCLK, then the memory contents are shifted out 4-bit per clock cycle from IOO, IO1, IO2, IO3. The command sequence is shown in followed Figure 12. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out. The Quad Enable bit (QE) of Status Register (S9) must be set to enable for the Quad I/O Fast read command. To ensure optimum performance the High Performance Mode (HPM) command (A3H) must be executed once, prior to the Quad I/O Fast Read command.

Quad I/O Fast Read with "Continuous Read Mode"

The Quad I/O Fast Read command can further reduce command overhead through setting the "Continuous Read Mode" bits (M7-0) after the input 3-byte address (A23-A0). If the "Continuous Read Mode" bits (M7-0) =AXH, then the next Quad I/O Fast Read command (after CS# is raised and then lowered) does not require the EBH command code. The command sequence is shown in followed Figure 13. If the "Continuous Read Mode" bits (M7-0) are any value other than AXH, the next command requires the first EBH command code, thus returning to normal operation. A "Continuous Read Mode" Reset command can be used to reset (M7-0) before issuing normal command.

Figure 12. Quad I/O Fast Read Sequence Diagram (M7-0= 0XH or not AXH)





Figure 13. Quad I/O Fast Read Sequence Diagram (M7-0= AXH)





Rev.1.2 44 - 20

7.11. Quad I/O Word Fast Read (E7H)

The Quad I/O Word Fast Read command is similar to the Quad I/O Fast Read command except that the lowest address bit (A0) must equal 0 and only 2-dummy clock. The command sequence is shown in followed Figure 14. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out. The Quad Enable bit (QE) of Status Register (S9) must be set to enable for the Quad I/O Word Fast read command. To ensure optimum performance the High Performance Mode (HPM) command (A3h) must be executed once, prior to the Quad I/O Word Fast Read command.

Quad I/O Word Fast Read with "Continuous Read Mode"

The Quad I/O Word Fast Read command can further reduce command overhead through setting the "Continuous Read Mode" bits (M7-0) after the input 3-byte address (A23-A0). If the "Continuous Read Mode" bits (M7-0) =AXH, then the next Quad I/O Word Fast Read command (after CS# is raised and then lowered) does not require the E7H command code. The command sequence is shown in followed Figure 15. If the "Continuous Read Mode" bits (M7-0) are any value other than AXH, the next command requires the first E7H command code, thus returning to normal operation. A "Continuous Read Mode" Reset command can be used to reset (M7-0) before issuing normal command.





Figure 14. Quad I/O Word Fast Read Sequence Diagram (M7-0= 0XH or not AXH)







44 - 21 Rev.1.2

7.12. Page Program (PP) (02H)

The Page Program (PP) command is for programming the memory. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Page Program command.

The Page Program (PP) command is entered by driving CS# Low, followed by the command code, three address bytes and at least one data byte on SI. If the 8 least significant address bits (A7-A0) are not all zero, all transmitted data that goes beyond the end of the current page are programmed from the start address of the same page (from the address whose 8 least significant bits (A7-A0) are all zero). CS# must be driven low for the entire duration of the sequence. The Page Program command sequence: CS# goes low \rightarrow sending Page Program command \rightarrow 3-byte address on SI \rightarrow at least 1 byte data on SI \rightarrow CS# goes high. The command sequence is shown in Figure16. If more than 256 bytes are sent to the device, previously latched data are discarded and the last 256 data bytes are guaranteed to be programmed correctly within the same page. If less than 256 data bytes are sent to device, they are correctly programmed at the requested addresses without having any effects on the other bytes of the same page. CS# must be driven high after the eighth bit of the last data byte has been latched in; otherwise the Page Program (PP) command is not executed.

As soon as CS# is driven high, the self-timed Page Program cycle (whose duration is t_{PP}) is initiated. While the Page Program cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Page Program cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

A Page Program (PP) command applied to a page which is protected by the Block Protect (BP4, BP3, BP2, BP1, BP0) is not executed.




Figure 16. Page Program Sequence Diagram



44 - 22 Rev.1.2

7.13. Quad Page Program (32H)

The Quad Page Program command is for programming the memory using four pins: IO0, IO1, IO2, and IO3. To use Quad Page Program the Quad enable in status register Bit9 must be set (QE=1). A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Page Program command. The Quad Page Program command is entered by driving CS# Low, followed by the command code (32H), three address bytes and at least one data byte on IO pins.

The command sequence is shown in Figure 17. If more than 256 bytes are sent to the device, previously latched data are discarded and the last 256 data bytes are guaranteed to be programmed correctly within the same page. If less than 256 data bytes are sent to device, they are correctly programmed at the requested addresses without having any effects on the other bytes of the same page. CS# must be driven high after the eighth bit of the last data byte has been latched in; otherwise the Quad Page Program command is not executed.

As soon as CS# is driven high, the self-timed Quad Page Program cycle (whose duration is t_{PP}) is initiated. While the Quad Page Program cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Quad Page Program cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

A Quad Page Program command applied to a page which is protected by the Block Protect (BP4, BP3, BP2, BP1, BP0) is not executed.




Figure 17.Quad Page Program Sequence Diagram



44 - 23 Rev.1.2

7.14. Sector Erase (SE) (20H)

The Sector Erase (SE) command is for erasing the all data of the chosen sector. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The Sector Erase (SE) command is entered by driving CS# low, followed by the command code, and 3-address byte on SI. Any address inside the sector is a valid address for the Sector Erase (SE) command. CS# must be driven low for the entire duration of the sequence.

The Sector Erase command sequence: CS# goes low \rightarrow sending Sector Erase command \rightarrow 3-byte address on SI \rightarrow CS# goes high. The command sequence is shown in Figure 18. CS# must be driven high after the eighth bit of the last address byte has been latched in; otherwise the Sector Erase (SE) command is not executed. As soon as CS# is driven high, the self-timed Sector Erase cycle (whose duration is t_{SE}) is initiated. While the Sector Erase cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Sector Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A Sector Erase (SE) command applied to a sector which is protected by the Block Protect (BP4, BP3, BP2, BP1, BP0) bit (see Table1.0&1.1) is not executed.




Figure 18. Sector Erase Sequence Diagram

7.15. 32KB Block Erase (BE) (52H)

The 32KB Block Erase (BE) command is for erasing the all data of the chosen block. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The 32KB Block Erase (BE) command is entered by driving CS# low, followed by the command code, and three address bytes on SI. Any address inside the block is a valid address for the 32KB Block Erase (BE) command. CS# must be driven low for the entire duration of the sequence.

The 32KB Block Erase command sequence: CS# goes low \rightarrow sending 32KB Block Erase command \rightarrow 3-byte address on SI \rightarrow CS# goes high. The command sequence is shown in Figure19. CS# must be driven high after the eighth bit of the last address byte has been latched in; otherwise the 32KB Block Erase (BE) command is not executed. As soon as CS# is driven high, the self-timed Block Erase cycle (whose duration is t_{BE}) is initiated. While the Block Erase cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Block Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A 32KB Block Erase (BE) command applied to a block which is protected by the Block Protect (BP4, BP3, BP2, BP1, BP0) bits (see Table1.0&1.1) is not executed.




Figure 19. 32KB Block Erase Sequence Diagram

44 - 24 Rev.1.2

7.16. 64KB Block Erase (BE) (D8H)

The 64KB Block Erase (BE) command is for erasing the all data of the chosen block. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The 64KB Block Erase (BE) command is entered by driving CS# low, followed by the command code, and three address bytes on SI. Any address inside the block is a valid address for the 64KB Block Erase (BE) command. CS# must be driven low for the entire duration of the sequence.

The 64KB Block Erase command sequence: CS# goes low \rightarrow sending 64KB Block Erase command \rightarrow 3-byte address on SI \rightarrow CS# goes high. The command sequence is shown in Figure20. CS# must be driven high after the eighth bit of the last address byte has been latched in; otherwise the 64KB Block Erase (BE) command is not executed. As soon as CS# is driven high, the self-timed Block Erase cycle (whose duration is t_{BE}) is initiated. While the Block Erase cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Block Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A 64KB Block Erase (BE) command applied to a block which is protected by the Block Protect (BP4, BP3, BP2, BP1, BP0) bits (see Table1.0&1.1) is not executed.




Figure 20. 64KB Block Erase Sequence Diagram

7.17. Chip Erase (CE) (60/C7H)

The Chip Erase (CE) command is for erasing the all data of the chip. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit .The Chip Erase (CE) command is entered by driving CS# Low, followed by the command code on Serial Data Input (SI). CS# must be driven Low for the entire duration of the sequence.

The Chip Erase command sequence: CS# goes low \rightarrow sending Chip Erase command \rightarrow CS# goes high. The command sequence is shown in Figure21. CS# must be driven high after the eighth bit of the command code has been latched in, otherwise the Chip Erase command is not executed. As soon as CS# is driven high, the self-timed Chip Erase cycle (whose duration is t_{CE}) is initiated. While the Chip Erase cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Chip Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. The Chip Erase (CE) command is executed if the Block Protect (BP2, BP1, BP0) bits are "000" when CMP=0, or "101/11X" when CMP=1. The Chip Erase (CE) command is ignored if one or more sectors are protected.




Figure 21. Chip Erase Sequence Diagram

44 - 25 Rev.1.2

7.18. Deep Power-Down (DP) (B9H)

Executing the Deep Power-Down (DP) command is the only way to put the device in the lowest consumption mode (the Deep Power-Down Mode). It can also be used as an extra software protection mechanism, while the device is not in active use, since in this mode, the device ignores all Write, Program and Erase commands. Driving CS# high deselects the device, and puts the device in the Standby Mode (if there is no internal cycle currently in progress). But this mode is not the Deep Power-Down Mode. The Deep Power-Down Mode can only be entered by executing the Deep Power-Down (DP) command. Once the device has entered the Deep Power-Down Mode, all commands are ignored except the Release from Deep Power-Down and Read Device ID (RDI) command. This releases the device from this mode. The Release from Deep Power-Down and Read Device ID (RDI) command also allows the Device ID of the device to be output on SO.

The Deep Power-Down Mode automatically stops at Power-Down, and the device always Power-Up in the Standby Mode. The Deep Power-Down (DP) command is entered by driving CS# low, followed by the command code on SI. CS# must be driven low for the entire duration of the sequence.

The Deep Power-Down command sequence: CS# goes low \rightarrow sending Deep Power-Down command \rightarrow CS# goes high. The command sequence is shown in Figure 22. CS# must be driven high after the eighth bit of the command code has been latched in; otherwise the Deep Power-Down (DP) command is not executed. As soon as CS# is driven high, it requires a delay of t_{DP} before the supply current is reduced to t_{CC2} and the Deep Power-Down Mode is entered. Any Deep Power-Down (DP) command, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.

Figure 22. Deep Power-Down Sequence Diagram

7.19. Release from Deep Power-Down or High Performance Mode and Read Device ID (RDI) (ABH)

The Release from Power-Down or High Performance Mode / Device ID command is a multi-purpose command. It can be used to release the device from the Power-Down state or High Performance Mode or obtain the devices electronic identification (ID) number.

To release the device from the Power-Down state or High Performance Mode, the command is issued by driving the CS# pin low, shifting the instruction code "ABH" and driving CS# high as shown in Figure 23. Release from Power-Down will take the time duration of t_{RES1} (See AC Characteristics) before the device will resume normal operation and other command are accepted. The CS# pin must remain high during the t_{RES1} time duration.

When used only to obtain the Device ID while not in the Power-Down state, the command is initiated by driving the CS# pin low and shifting the instruction code "ABH" followed by 3-dummy byte. The Device ID bits are then shifted out on the falling edge of SCLK with most significant bit (MSB) first as shown in Figure 23. The Device ID value for the GD25Q80B is listed in Manufacturer and Device Identification table. The Device ID can be read continuously. The command is completed by driving CS# high.

When used to release the device from the Power-Down state and obtain the Device ID, the command is the same as previously described, and shown in Figure23, except that after CS# is driven high it must remain high for a time duration of t_{RES2} (See AC Characteristics). After this time duration the device will resume normal operation and other command will be accepted. If the Release from Power-Down / Device ID command is issued while an Erase, Program or


ELIN rechnology

44 - 26 Rev.1.2

Write cycle is in process (when WIP equal 1) the command is ignored and will not have any effects on the current cycle.

Figure 23. Release Power-Down or High Performance Mode Sequence Diagram

Figure 24. Release Power-Down/Read Device ID Sequence Diagram



7.20. Read Manufacture ID/ Device ID (REMS) (90H)

The Read Manufacturer/Device ID command is an alternative to the Release from Power-Down / Device ID command that provides both the JEDEC assigned Manufacturer ID and the specific Device ID.

The command is initiated by driving the CS# pin low and shifting the command code "90H" followed by a 24-bit address (A23-A0) of 000000H. After which, the Manufacturer ID and the Device ID are shifted out on the falling edge of SCLK with most significant bit (MSB) first as shown in Figure 25. If the 24-bit address is initially set to 000001H, the Device ID will be read first.




Figure 25. Read Manufacture ID/ Device ID Sequence Diagram

44 - 27 Rev.1.2

7.21. Read Manufacture ID/ Device ID Dual I/O (92H)

The Read Manufacturer/Device ID Dual I/O command is an alternative to the Release from Power-Down / Device ID command that provides both the JEDEC assigned Manufacturer ID and the specific Device ID by dual I/O.

The command is initiated by driving the CS# pin low and shifting the command code "92H" followed by a 24-bit address (A23-A0) of 000000H. After which, the Manufacturer ID and the Device ID are shifted out on the falling edge of SCLK with most significant bit (MSB) first as shown in Figure 26. If the 24-bit address is initially set to 000001H, the Device ID will be read first.




Figure 26. Read Manufacture ID/ Device ID Dual I/O Sequence Diagram

7.22. Read Manufacture ID/ Device ID Quad I/O (94H)

The Read Manufacturer/Device ID Quad I/O command is an alternative to the Release from Power-Down / Device ID command that provides both the JEDEC assigned Manufacturer ID and the specific Device ID by quad I/O.

The command is initiated by driving the CS# pin low and shifting the command code "94H" followed by a 24-bit address (A23-A0) of 000000H. After which, the Manufacturer ID and the Device ID are shifted out on the falling edge of SCLK with most significant bit (MSB) first as shown in Figure 27. If the 24-bit address is initially set to 000001H, the Device ID will be read first.



44 - 28 Rev.1.2




Figure 27. Read Manufacture ID/ Device ID Quad I/O Sequence Diagram

7.23. Read Identification (RDID) (9FH)

The Read Identification (RDID) command allows the 8-bit manufacturer identification to be read, followed by two bytes of device identification. The device identification indicates the memory type in the first byte, and the memory capacity of the device in the second byte. Any Read Identification (RDID) command while an Erase or Program cycle is in progress, is not decoded, and has no effect on the cycle that is in progress. The Read Identification (RDID) command should not be issued while the device is in Deep Power-Down Mode.

The device is first selected by driving CS# to low. Then, the 8-bit command code for the command is shifted in. This is followed by the 24-bit device identification, stored in the memory, being shifted out on Serial Data Output, each bit being shifted out during the falling edge of Serial Clock. The command sequence is shown in Figure 28. The Read Identification (RDID) command is terminated by driving CS# to high at any time during data output. When CS# is driven high, the device is put in the Standby Mode. Once in the Standby Mode, the device waits to be selected, so that it can receive, decode and execute commands.



44 - 29 Rev.1.2




Figure 28. Read Identification ID Sequence Diagram

7.24. High Performance Mode (HPM) (A3H)

The High Performance Mode (HPM) command must be executed prior to Dual or Quad I/O commands when operating at high frequencies (see f_R and f_{C1} in AC Electrical Characteristics). This command allows pre-charging of internal charge pumps so the voltages required for accessing the flash memory array are readily available. The command sequence: CS# goes Iow \rightarrow Sending A3H command \rightarrow Sending 3-dummy byte \rightarrow CS# goes high. See Figure29. After the HPM command is executed, the device will maintain a slightly higher standby current (Icc8) than standard SPI operation. The Release from Power-Down or HPM command (ABH) can be used to return to standard SPI standby current (Icc1). In addition, Write Enable command (06H) and Power-Down command (B9H) will also release the device from HPM mode back to standard SPI standby state.




Figure 29. High Performance Mode Sequence Diagram

7.25. Continuous Read Mode Reset (CRMR) (FFH)

The Dual/Quad I/O Fast Read operations, "Continuous Read Mode" bits (M7-0) are implemented to further reduce command overhead. By setting the (M7-0) to AXH, the next Dual/Quad I/O Fast Read operations do not require the BBH/EBH/E7H command code.

Because the GD25Q80B has no hardware reset pin, so if Continuous Read Mode bits are set to "AXH", the GD25Q80B will not recognize any standard SPI commands. So Continuous Read Mode Reset command will release the Continuous Read Mode from the "AXH" state and allow standard SPI command to be recognized. The command sequence is show in Figure 30.



44 - 30 Rev.1.2

Figure 30. Continuous Read Mode Reset Sequence Diagram

7.26. Program/Erase Suspend (PES) (75H)

The Program/Erase Suspend command "75H", allows the system to interrupt a page program or sector/block erase operation and then read data from any other sector or block. The Write Status Register command (01H) and Erase Security Registers (44H, 42H) and Erase commands (20H, 52H, D8H, C7H, 60H) and Page Program command are not allowed during Program/Erase suspend. Program/Erase Suspend is valid only during the page program or sector/block erase operation. A maximum of time of "tsus" (See AC Characteristics) is required to suspend the program/erase operation.

The Program/Erase Suspend command will be accepted by the device only if the SUS bit in the Status Register equal to 0 and WIP bit equal to 1 while a Page Program or a Sector or Block Erase operation is on-going. If the SUS bit equal to 1 or WIP bit equal to 0, the Suspend command will be ignored by the device. The WIP bit will be cleared form 1 to 0 within "tsus" and the SUS bit will be set from 0 to 1 immediately after Program/Erase Suspend. A power-off during the suspend period will reset the device and release the suspend state. The command sequence is show in Figure31.




Figure 31. Program/Erase Suspend Sequence Diagram

7.27. Program/Erase Resume (PER) (7AH)

The Program/Erase Resume command must be written to resume the program or sector/block erase operation after a Program/Erase Suspend command. The Program/Erase command will be accepted by the device only if the SUS bit equal to 1 and the WIP bit equal to 0. After issued the SUS bit in the status register will be cleared from 1 to 0 immediately, the WIP bit will be set from 0 to 1 within 200ns and the Sector or Block will complete the erase operation or the page will complete the program operation. The Program/Erase Resume command will be ignored unless a Program/Erase Suspend is active. The command sequence is show in Figure 32.



44 - 31 Rev.1.2

Figure 32. Program/Erase Resume Sequence Diagram

7.28. Erase Security Registers (44H)


The GD25Q80B provides four 256-byte Security Registers which can be erased and programmed individually. These registers may be used by the system manufacturers to store security and other important information separately from the main memory array.


The Erase Security Registers command is similar to Sector/Block Erase command. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit.

The Erase Security Registers command sequence: CS# goes low \rightarrow sending Erase Security Registers command \rightarrow CS# goes high. The command sequence is shown in Figure 33. CS# must be driven high after the eighth bit of the command code has been latched in, otherwise the Erase Security Registers command is not executed. As soon as CS# is driven high, the self-timed Erase Security Registers cycle (whose duration is t_{SE}) is initiated. While the Erase Security Registers cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Erase Security Registers cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. The Security Registers Lock Bit (LB) in the Status Register can be used to OTP protect the security registers. Once the LB bit is set to 1, the Security Registers will be permanently locked; the Erase Security Registers command will be ignored.

Address	A23-A16	A15-A10	A9-A0
Security Registers	0000000	000000	Don't Care

Figure 33. Erase Security Registers command Sequence Diagram





7.29. Program Security Registers (42H)

The Program Security Registers command is similar to the Page Program command. It allows from 1 to 256 bytes Security Registers data to be programmed. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Program Security Registers command. The Program Security Registers command is entered by driving CS# Low, followed by the command code (42H), three address bytes and at least one data byte on SI. As soon as CS# is driven high, the self-timed Program Security Registers cycle (whose duration is tpp) is initiated. While the Program Security Registers cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Program Security Registers cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

If the Security Registers Lock Bit (LB) is set to 1, the Security Registers will be permanently locked. Program Security Registers command will be ignored.

Address	A23-A16	A15-A8	A7-A0
Security Registers 0	00H	00H	Byte Address
Security Registers 1	00H	01H	Byte Address
Security Registers 2	00H	02H	Byte Address
Security Registers 3	00H	03H	Byte Address

Figure 34. Program Security Registers command Sequence Diagram



44 - 33 Rev.1.2

7.30. Read Security Registers (48H)

The Read Security Registers command is similar to Fast Read command. The command is followed by a 3-byte address (A23-A0) and a dummy byte, each bit being latched-in during the rising edge of SCLK. Then the memory content, at that address, is shifted out on SO, each bit being shifted out, at a Max frequency f_C , during the falling edge of SCLK. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out. Once the A9-A0 address reaches the last byte of the register (Byte 3FFH), it will reset to 000H, the command is completed by driving CS# high.

Address	A23-A16	A15-A10	A9-A0
Security Registers	0000000	000000	Address




Figure 35. Read Security Registers command Sequence Diagram



44 - 34 Rev.1.2

8. ELECTRICAL CHARACTERISTICS

8.1. POWER-ON TIMING




Table3. Power-Up Timing and Write Inhibit Threshold

Symbol	Parameter	Min	Max	Unit
tVSL	VCC(min) to CS# Low	10		us
tPUW	Time Delay Before Write Instruction	1	10	ms
VWI	Write Inhibit Voltage	1	2.5	V

8.2. INITIAL DELIVERY STATE

The device is delivered with the memory array erased: all bits are set to 1(each byte contains FFH). The Status Register contains 00H (all Status Register bits are 0).

8.3. DATA RETENTION AND ENDURANCE

Parameter	Test Condition	Min	Units
Minimum Pattern Data Retention Time	150℃	10	Years
Minimum Pattern Data Retention Time	125℃	20	Years
Erase/Program Endurance	-40 to 85℃	100K	Cycles

8.4. LATCH UP CHARACTERISTICS


Parameter	Min	Max
Input Voltage Respect To VSS On I/O Pins	-1.0V	VCC+1.0V
VCC Current	-100mA	100mA



44 - 35 Rev.1.2

8.5. ABSOLUTE MAXIMUM RATINGS

Parameter	Value	Unit
Ambient Operating Temperature	-40 to 85	$^{\circ}$
Storage Temperature	-65 to 150	$^{\circ}$
Output Short Circuit Current	200	mA
Applied Input/Output Voltage	-0.5 to 4.0	V
VCC	-0.5 to 4.0	V





8.6. CAPACITANCE MEASUREMENT CONDITIONS


Symbol	Parameter	Min	Тур	Max	Unit	Conditions
CIN	Input Capacitance	6			pF	VIN=0V
COUT	Output Capacitance	8			pF	VOUT=0V
C _L	Load Capacitance	30			pF	
	Input Rise And Fall time			5	ns	
	Input Pulse Voltage	0.1VCC to 0.8VCC		V		
	Input Timing Reference Voltage	0.2VCC to 0.7VCC		V		
	Output Timing Reference Voltage		0.5VCC		V	

Figure 36. Input Test Waveform and Measurement Level

Maximum Negative Overshoot Waveform







8.7. DC CHARACTERISTICS

(T= -40°C~85°C, VCC=2.7~3.6V)

Symbol	Parameter	Test Condition	Min.	Тур	Max.	Unit.	
I _{LI}	Input Leakage Current				±2	μA	
I _{LO}	Output Leakage Current				±2	μA	
I _{CC1}	Standby Current	CS#=VCC,		1	5	μA	
		V _{IN} =VCC or VSS					
I _{CC2}	Deep Power-Down Current	CS#=VCC,		1	5	μA	
		V _{IN} =VCC or VSS					
		CLK=0.1VCC / 0.9VCC					
		at 120MHz,		15	20	mA	
	Operating Current (Read)	Q=Open(*1 I/O)					
I _{CC3}		CLK=0.1VCC / 0.9VCC					
		at 80MHz,		13	18	mA	
		Q=Open(*1,*2,*4 I/O)					
I _{CC4}	Operating Current (PP)	CS#=VCC			10	mA	
I _{CC5}	Operating Current(WRSR)	CS#=VCC			10	mA	
I _{CC6}	Operating Current (SE)	CS#=VCC			10	mA	
I _{CC7}	Operating Current (BE)	CS#=VCC			10	mA	
I _{CC8}	High Performance Current			600	800	uA	
VIL	Input Low Voltage		-0.5		0.2VCC	V	
V _{IH}	Input High Voltage		0.7VCC		VCC+0.4	V	
V _{OL}	Output Low Voltage	I _{OL} =1.6mA			0.4	V	
V _{OH}	Output High Voltage	I _{OH} =-100μA	VCC-0.2			V	



44 - 37 Rev.1.2

8.8. AC CHARACTERISTICS

(T= -40°C~85°C, VCC=2.7~3.6V, C_L=30pf)

Symbol	Parameter	Min.	Тур.	Max.	Unit.
£	Serial Clock Frequency For: FAST_READ(0BH),			400	N 41 1-
f_C	Dual Output(3BH)	DC.		120	MHz
	Serial Clock Frequency For: Dual I/O(BBH),				
f_{C1}	Quad I/O(EBH), Quad Output(6BH) (Dual I/O & Quad I/O	DC.	80	120	MHz
	With High Performance Mode)				
	Serial Clock Frequency For: Dual I/O(BBH),				
f_{C2}	Quad I/O(EBH) (Dual I/O & Quad I/O Without High	DC.		80	MHz
	Performance Mode)				
f_{R}	Serial Clock Frequency For: Read(03H)	DC.		80	MHz
t _{CLH}	Serial Clock High Time	4			ns
t_{CLL}	Serial Clock Low Time	4			ns
t_{CLCH}	Serial Clock Rise Time (Slew Rate)	0.2			V/ns
t _{CHCL}	Serial Clock Fall Time (Slew Rate)	0.2			V/ns
t _{SLCH}	CS# Active Setup Time	5			ns
t _{CHSH}	CS# Active Hold Time	5			ns
tshch	CS# Not Active Setup Time	5			ns
t _{CHSL}	CS# Not Active Hold Time	5			ns
t _{SHSL}	CS# High Time (read/write)	20			ns
t _{SHQZ}	Output Disable Time			6	ns
t _{CLQX}	Output Hold Time	0			ns
t _{DVCH}	Data In Setup Time	2			ns
t _{CHDX}	Data In Hold Time	2			ns
t _{HLCH}	Hold# Low Setup Time (relative to Clock)	5			ns
t _{HHCH}	Hold# High Setup Time (relative to Clock)	5			ns
t _{CHHL}	Hold# High Hold Time (relative to Clock)	5			ns
t _{CHHH}	Hold# Low Hold Time (relative to Clock)	5			ns
t _{HLQZ}	Hold# Low To High-Z Output			6	ns
t _{HHQX}	Hold# Low To Low-Z Output			6	ns
t _{CLQV}	Clock Low To Output Valid			6	ns
t _{WHSL}	Write Protect Setup Time Before CS# Low	20			ns
t _{SHWL}	Write Protect Hold Time After CS# High	100			ns
t _{DP}	CS# High To Deep Power-Down Mode			0.1	μs
	CS# High To Standby Mode Without Electronic Signature			0.4	
t _{RES1}	Read			0.1	μs
	CS# High To Standby Mode With Electronic Signature			0.4	
t _{RES2}	Read			0.1	μs
t _{HPM}	CS# High To High Performance Mode			0.2	us



44 - 38 Rev.1.2

t _{sus}	CS# High To Next Command After Suspend		2	us
tw	Write Status Register Cycle Time	2	15	ms
t _{PP}	Page Programming Time	0.7	2.4	ms
t _{SE}	Sector Erase Time	100	500	ms
t _{BE}	Block Erase Time(32K Bytes/64K Bytes)	0.2/0.4	1.0/1.2	s
t _{CE}	Chip Erase Time(GD25Q80B)	8	20	S

Figure 37. Serial Input Timing




Figure 38. Output Timing






Figure 39. Hold Timing





44 - 39 Rev.1.2

9. ORDERING INFORMATION




NOTE:


1. Standard bulk shipment is in Tube. Any alternation of packing method (for Tape, Reel and Tray etc.), please advise in advance.





44 - 40 Rev.1.2

10. PACKAGE INFORMATION









Dimensions


Symb	ol	_		40	_		D	Е	E1	_			s	_	_	
Unit		Α .	A1	A2	b	С	"	_	E1	е	_	L1	3	θ	α	β
	Min	1.35	0.05	1.35	0.31	0.15	4.77	5.80	-	-	0.40	0.85	0.71	0°	6°	11°
mm	Nom	-	-	-	-	-	4.90	6.00	3.90	1.27	-	1.06	0.76	-	7°	12°
	Max	1.75	0.25	1.55	0.51	0.25	5.03	6.20	-	-	0.90	1.27	0.81	8°	8°	13°
	Min	0.053	0.002	0.053	0.012	0.006	0.188	0.228	-	-	0.016	0.033	0.028	0°	6°	11°
Inch	Nom	-	-	-	0.016	-	0.193	0.236	0.154	0.050	-	0.042	0.030	-	7°	12°
	Max	0.069	0.010	0.061	0.020	0.010	0.198	0.244	-	-	0.035	0.050	0.032	8°	8°	13°


Note:Both package length and width do not include mold flash.




44 - 41 Rev.1.2

10.2. Package USON8 (3*2mm)





Top View



Bottom View

Dimensions


Symbol			A4	A2	b	D	D1	E	E1		.,	
Unit		Α	A1	AZ	b	0	וט		E1	е	У	-
mm	Min	0.50		0.18	0.18	2.95	1.65	1.95	1.50		0.00	0.30
	Nom	0.55		0.20	0.25	3.00	1.80	2.00	1.65	0.50		0.40
	Max	0.60	0.05	0.25	0.30	3.15	1.90	2.05	1.75		0.05	0.50
Inch	Min	0.020		0.007	0.007	0.116	0.065	0.077	0.059		0.000	0.012
	Nom	0.022		0.008	0.010	0.118	0.071	0.079	0.065	0.020		0.016
	Max	0.024	0.002	0.010	0.012	0.124	0.075	0.081	0.069		0.002	0.020


Note:Both package length and width do not include mold flash.




44 - 42 Rev.1.2

10.3. Package SOP8 208MIL








Dimensions


Symbol Unit		Α	A 1	A2	b	С	D	E	E1	е	L	L1	s	θ
Nom		0.15	1.80	0.41	0.21	5.23	7.90	5.28	1.27	0.67	1.31	0.74	5	
Max	2.16	0.25	1.91	0.51	0.25	5.33	8.10	5.38		0.85	1.41	0.88	8	
Inch	Min		0.002	0.067	0.012	0.007	0.202	0.303	0.204		0.020	0.048	0.024	0
	Nom		0.006	0.071	0.016	0.008	0.206	0.311	0.208	0.050	0.026	0.052	0.029	5
		2 225	2 242	^ ^==	2 222	2242	2242	2 2 4 2	2 242		2 222	2 252	2 225	_




44 - 43 Rev.1.2

10.4. Package DIP8 300MIL







Dimensions

Symbol		A 4	A 2	L	h4	С	_	E	E1		a B		s
Unit		A1	A2	b	b1	C	D	_	E1	е	eB	_	3
mm	Min	0.38	3.00	1.27	0.38	0.20	9.05	7.62	6.12		7.62	3.04	0.50
	Nom	0.72	3.25	1.46	0.46	0.28	9.32	7.94	6.38	2.54	8.49	3.30	0.76
	Max	1.05	3.50	1.65	0.54	0.34	9.59	8.26	6.64		9.35	3.56	1.02
Inch	Min	0.015	0.118	0.05	0.015	0.008	0.356	0.300	0.242		0.333	0.12	0.02
	Nom	0.028	0.128	0.058	0.018	0.011	0.367	0.215	0.252	0.1	0.345	0.13	0.03
	Max	0.041	0.138	0.065	0.021	0.014	0.378	0.366	0.262		0.357	0.14	0.04

Note:Both package length and width do not include mold flash.



44 - 44 Rev.1.2