

N and P Channel Enhancement Mode Power MOSFET

Description

This Product uses advanced trench technology MOSFETs to provide excellent $R_{DS(ON)}$ and low gate charge. The complementary MOSFETs may be used to form a level shifted high side switch, and for a host of other applications.

General Features● **NMOS**


- V_{DS} 60V
- I_D (at $V_{GS} = 10V$) 18A
- $R_{DS(ON)}$ (at $V_{GS} = 10V$) $< 35m\Omega$
- $R_{DS(ON)}$ (at $V_{GS} = 4.5V$) $< 45m\Omega$

● **PMOS**


- V_{DS} -60V
- I_D (at $V_{GS} = -10V$) -18A
- $R_{DS(ON)}$ (at $V_{GS} = -10V$) $< 45m\Omega$
- RoHS Compliant

Application


- Power switch
- DC/DC converters



Schematic diagram



Marking and pin assignment



TO-252-4

Device	Package	Marking	Packaging
G18NP06Y	TO-252-4	G18NP06	2500pcs/Reel

Absolute Maximum Ratings $T_C = 25^\circ C$, unless otherwise noted

Parameter	Symbol	NMOS	PMOS	Unit
Drain-Source Voltage	V_{DS}	60	-60	V
Continuous Drain Current	I_D	18	-18	A
Pulsed Drain Current (note1)	I_{DM}	72	-72	A
Gate-Source Voltage	V_{GS}	± 20	± 20	V
Power Dissipation	P_D	45	50	W
Single pulse avalanche energy (note3)	E_{AS}	20	56	mJ
Operating Junction and Storage Temperature Range	T_J, T_{stg}	-55 To 150	-55 To 150	$^\circ C$

Thermal Resistance



Parameter	Symbol	NMOS	PMOS	Unit
Thermal Resistance, Junction-to-Case	R_{thJC}	3.3	3.2	$^\circ C/W$

NMOS Specifications T _J = 25°C, unless otherwise noted						
Parameter	Symbol	Test Conditions	Value			Unit
			Min.	Typ.	Max.	
Static Parameters						
Drain-Source Breakdown Voltage	V _{(BR)DSS}	V _{GS} = 0V, I _D = 250μA	60	--	--	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 60V, V _{GS} = 0V, T _J = 25°C	--	--	1	μA
Gate-Source Leakage	I _{GSS}	V _{GS} = ±20V	--	--	±100	nA
Gate-Source Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = 250μA	1.0	1.5	2.5	V
Drain-Source On-Resistance	R _{DS(on)}	V _{GS} = 10V, I _D = 12A	--	26	35	mΩ
		V _{GS} = 4.5V, I _D = 12A	--	30	45	
Forward Transconductance	g _{FS}	V _{Ds} =5V,I _b =6A	--	12.5	--	S
Dynamic Parameters						
Input Capacitance	C _{iss}	V _{GS} = 0V, V _{DS} = 30V, f = 1.0MHz	--	1350	--	pF
Output Capacitance	C _{oss}		--	54	--	
Reverse Transfer Capacitance	C _{rss}		--	51	--	
Total Gate Charge	Q _g	V _{DS} = 30V, I _D = 5A, V _{GS} = 10V	--	22	--	nC
Gate-Source Charge	Q _{gs}		--	3.3	--	
Gate-Drain Charge	Q _{gd}		--	5.2	--	
Turn-on Delay Time	t _{d(on)}	V _{DD} = 30V, I _D = 5A, R _G = 3Ω	--	5.2	--	ns
Turn-on Rise Time	t _r		--	3	--	
Turn-off Delay Time	t _{d(off)}		--	17	--	
Turn-off Fall Time	t _f		--	2.5	--	
Drain-Source Body Diode Characteristics						
Body Diode Voltage	V _{SD}	T _J = 25°C, I _{SD} = 12A, V _{GS} = 0V	--	--	1.2	V
Continuous Body Diode Current	I _S	T _C = 25°C	--	--	18	A
Reverse Recovery Time	T _{rr}	I _S = 12A, V _{GS} = 0V di/dt=100A/us	--	29	--	ns
Reverse Recovery Charge	Q _{rr}		--	50	--	nc



Notes

1. Repetitive Rating: Pulse width limited by maximum junction temperature
2. Identical low side and high side switch with identical R_G
3. EAS condition : $T_J=25^\circ\text{C}, V_{DD}=50V, V_G=10V, L=0.5mH, R_g=25\Omega$



Gate Charge Test Circuit



Switch Time Test Circuit



EAS Test Circuit



NMOS Typical Characteristics $T_J = 25^\circ\text{C}$, unless otherwise noted

Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Drain-Source On-Resistance




Figure 4. Gate Charge




Figure 5. Capacitance





Figure 6. Source-Drain Diode Forward



NMOS Typical Characteristics $T_J = 25^\circ\text{C}$, unless otherwise noted

Figure 7. Drain-Source On-Resistance




Figure 8. Safe Operation Area





Figure 9. Normalized Maximum Transient Thermal Impedance





PMOS Specifications T _J = 25°C, unless otherwise noted						
Parameter	Symbol	Test Conditions	Value			Unit
			Min.	Typ.	Max.	
Static Parameters						
Drain-Source Breakdown Voltage	V _{(BR)DSS}	V _{GS} = 0V, I _D = -250μA	-60	--	--	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = -60V, V _{GS} = 0V, T _J = 25°C	--	--	-1	μA
Gate-Source Leakage	I _{GSS}	V _{GS} = ±20V	--	--	±100	nA
Gate-Source Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = -250μA	-1.5	-2.5	-3.5	V
Drain-Source On-Resistance	R _{DS(on)}	V _{GS} = -10V, I _D = -12A	--	33	45	mΩ
Forward Transconductance	g _{FS}	V _{DS} =-5V,I _D =-12A	--	9	--	S
Dynamic Parameters						
Input Capacitance	C _{iss}	V _{GS} = 0V, V _{DS} = -30V, f = 1.0MHz	--	2610	--	pF
Output Capacitance	C _{oss}		--	114	--	
Reverse Transfer Capacitance	C _{rss}		--	111	--	
Total Gate Charge	Q _g	V _{DD} = -30V, I _D = -5A, V _{GS} = -10V	--	25	--	nC
Gate-Source Charge	Q _{gs}		--	4	--	
Gate-Drain Charge	Q _{gd}		--	7	--	
Turn-on Delay Time	t _{d(on)}	V _{DD} = -30V, I _D = -5A, R _G = 6Ω	--	15	--	ns
Turn-on Rise Time	t _r		--	58	--	
Turn-off Delay Time	t _{d(off)}		--	30	--	
Turn-off Fall Time	t _f		--	36	--	
Drain-Source Body Diode Characteristics						
Continuous Body Diode Current	I _S	T _C = 25°C	--	--	-18	A
Body Diode Voltage	V _{SD}	T _J = 25°C, I _{SD} = -12A, V _{GS} = 0V	--	--	-1.2	V
Reverse Recovery Time	T _{rr}	I _S = -5A, V _{GS} = 0V di/dt=-100A/us	--	20	--	ns
Recerse Recovery Charge	Q _{rr}		--	19	--	nC



Notes

1. Repetitive Rating: Pulse width limited by maximum junction temperature
2. Identical low side and high side switch with identical R_G
3. EAS condition : $T_J = 25^\circ\text{C}, V_{DD} = -50V, V_G = -10V, L = 0.5\text{mH}, R_g = 25\Omega$



Gate Charge Test Circuit



Switch Time Test Circuit



EAS Test Circuit



PMOS Typical Characteristics $T_J = 25^\circ\text{C}$, unless otherwise noted

Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. $R_{DS(on)}$ -Drain Current




Figure 4. Gate Charge




Figure 5. Capacitance





Figure 6. Source-Drain Diode Forward



PMOS Typical Characteristics $T_J = 25^\circ\text{C}$, unless otherwise noted

Figure 7. Drain-Source On-Resistance




Figure 8. Safe Operation Area






Figure 9. Normalized Maximum Transient Thermal Impedance



TO-252-4 Package Information



SYMBOL	mm		
	MIN	NOM	MAX
A	2.20	2.30	2.38
A1	0.00	—	0.20
A2	0.97	1.07	1.17
b	0.55	0.62	0.70
b3	5.20	5.33	5.46
c	0.43	0.53	0.61
D	5.98	6.10	6.22
D1	5.30REF		
E	6.40	6.60	6.73
E1	5.10	—	—
e	1.27BSC		
H	9.40	10.10	10.50
L	1.38	1.50	1.75
L1	2.90REF		
L2	0.51BSC		
L3	0.88	—	1.28
L4	0.50	—	1.00
L5	1.65	1.80	1.95
θ	0°	—	8°