

## **N-Channel MOSFET**

#### **Applications:**

- Adaptor
- .Charger
- .SMPS

#### Features:


- RoHS Compliant
- Low ON Resistance
- .Low Gate Charge
- •Peak Current vs Pulse Width Curve
- Inductive Switching Curves


#### **Ordering Information**

PART NUMBER	PACKAGE	BRAND
FTB1404	TO-263	IPS

# Lead Free Package and Finish

**FTB1404** 





Not to Scale

(PK

#### Absolute Maximum Ratings $T_{\rm C}$ =25°C unless otherwise specified

Symbol	Parameter	FTB1404	Units
V <sub>DSS</sub>	Drain-to-Source Voltage	40	V
I <sub>D</sub>	Continuous Drain Current	202	Α
	Continuous Drain Current T <sub>C</sub> =100°C	143	А
I <sub>DM</sub>	Pulsed Drain Current (NOTE *1)	808	Α
Р	Power Dissipation	271	W
P <sub>D</sub> Derating Factor above 25°C	2.16	W/°C	
V <sub>GS</sub>	Gate-to-Source Voltage	±20	V
E <sub>AS</sub>	Single Pulse Avalanche Energy(NOTE *2)	519	mJ
TL	Maximum Temperature for Soldering	300	
$T_{\rm J}$ and $T_{\rm STG}$	Operating Junction and Storage Temperature Range	150,-55 to150	°C

#### **Thermal Resistance**

Symbol	Parameter	Max	Units	Test Conditions
R <sub>θJC</sub>	Junction-to-Case	0.46	°C <b>/W</b>	Water cooled heatsink, $P_D$ adjusted for a peak junction temperature of +150 $^{\circ}C$ .
R <sub>0JA</sub>	Junction-to-Ambient	62.5		1 cubic foot chamber, free air.

©2017 InPower Semiconductor Co., Ltd.



OFF Characteristics	$T_C=25^{\circ}C$ unless otherwise specified
---------------------	--

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
BV <sub>DSS</sub>	Drain-to-Source Breakdown Voltage	40			V	V <sub>GS</sub> =0V, I <sub>D</sub> =250µA
I <sub>DSS</sub>	Drain-to-Source Leakage Current			1		$V_{DS}$ =40V, $V_{GS}$ =0V
						T <b>J=25</b> ℃
				100	μA	$V_{DS}$ =32V, $V_{GS}$ =0V
				100		T <b>」=125</b> ℃
I <sub>GSS</sub>	Gate-to-Source Forward Leakage			+100	20	V <sub>GS</sub> =+20V
	Gate-to-Source Reverse Leakage			-100	nA	V <sub>GS</sub> = -20V

#### **ON Characteristics** $T_J=25^{\circ}C$ unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
R <sub>DS(ON)</sub>	StaticDrain-to-Source On-Resistance		3.8	5	mΩ	V <sub>GS</sub> =10V, I <sub>D</sub> =81A
V <sub>GS(TH)</sub>	Gate Threshold Voltage	2		4	V	V <sub>DS</sub> =V <sub>GS</sub> ,I <sub>D</sub> =250µA
Pulse width <	$\leqslant$ 300µs; duty cycle $\leqslant~$ 2%					

#### **Dynamic Characteristics** Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
C <sub>iss</sub>	Input Capacitance		5431		pF	V <sub>GS</sub> = 0V,V <sub>DS</sub> = 25V f =1.0MHz
C <sub>oss</sub>	Output Capacitance		1542			
C <sub>rss</sub>	Reverse Transfer Capacitance		170			
Qg	Total Gate Charge		103.6		nC	I <sub>D</sub> =81A,V <sub>DD</sub> =32V V <sub>GS</sub> = 10V
Q <sub>gs</sub>	Gate-to-Source Charge		20			
$Q_{gd}$	Gate-to-Drain ("Miller") Charge		33.2			

### Resistive Switching Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
t <sub>d(ON)</sub>	Turn-on Delay Time		29.1			$V_{DD}$ =20V, I <sub>D</sub> =81A, V <sub>GS</sub> =10V R <sub>G</sub> =2.5Ω
t <sub>rise</sub>	Rise Time		27.5			
t <sub>d(OFF)</sub>	Turn-Off Delay Time		85.3		ns	
t <sub>fall</sub>	Fall Time		35.7			



Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
ls	Continuous Source Current (Body Diode)			202	А	T -05°0
I <sub>SM</sub>	Maximum Pulsed Current (Body Diode)			808	А	− T <sub>C</sub> =25℃
V <sub>SD</sub>	Diode Forward Voltage			1.5	V	I <sub>SD</sub> =95A, V <sub>GS</sub> =0V
t <sub>rr</sub>	Reverse Recovery Time		1708		ns	I <sub>S</sub> = 10A
Q <sub>rr</sub>	Reverse Recovery Charge		4.36		uC	di/dt=100A/us
Pulse width	$\leq$ 300µs; duty cycle $\leq$ 2%	÷				

Source-Drain Diode Characteristics Tc=25°C unless otherwise specified

Notes:

\*1. Repetitive rating; pulse width limited by maximum junction temperature.

\*2. L=0.12mH, I<sub>D</sub>=95A, Start T<sub>J</sub>=25℃



**Characteristics Curve:** 








Figure1 Maximum Forward Bias Safe Operating Area
















VDS, Drain-to-Source Voltage, V

Figure 4 Typical Output Characteristics






Figure 6 Typical Transfer Characteristics







PULSED TEST

V<sub>GS</sub> = 0V

100.000

Figure 7 Typical Gate Charge vs Gate to Source Voltage

Figure 8 Typical Body Diode Transfer Characteristics




Figure 9 Typical Capacitance vs Drain to Source Voltage





Figure 10 Typical Drian to Source on Resistance vs Junction Temperature






T, Rectangular Pulse Duration [sec]

Figure 13 Maximum Effective Transient Thermal Impedance, Junction-to-Case



### **Test Circuits and Waveforms**

Figure 14. Gate Charge Test Circuit






Figure 15. Gate Charge Waveforms

Figure 17. Resistive Switching Waveforms






Figure 16. Resistive Switching Test Circuit







#### Figure 18. Diode Reverse Recovery Test Circuit

Figure 19. Diode Reverse Recovery Waveform






Figure20.Unclamped Inductive Switching Test Circuit









#### **Disclaimers:**

InPower Semiconductor Co., Ltd (IPS) reserves the right to make changes without notice in order to improve reliability, function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information is current and complete. All products are sold subject to IPS's terms and conditions supplied at the time of order acknowledgement.

InPower Semiconductor Co., Ltd warrants performance of its hardware products to the specifications at the time of sale, Testing reliability and quality control are used to the extent IPS deems necessary to support this warrantee. Except where agreed upon by contractual agreement, testing of all parameters of each product is not necessarily performed.

InPower Semiconductor Co., Ltd does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using IPS's components. To minimize risk, customers must provide adequate design and operating safeguards.

InPower Semiconductor Co., Ltd does not warrant or convey any license either expressed or implied under its patent rights, nor the rights of others. Reproduction of information in IPS's data sheets or data books is permissible only if reproduction is without modification or alteration. Reproduction of this information with any alteration is an unfair and deceptive business practice. InPower Semiconductor Co., Ltd is not responsible or liable for such altered documentation.

Resale of IPS's products with statements different from or beyond the parameters stated by InPower Semiconductor Co., Ltd for that product or service voids all express or implied warrantees for the associated IPS's product or service and is unfair and deceptive business practice. InPower Semiconductor Co., Ltd is not responsible or liable for any such statements.

#### Life Support Policy:

InPower Semiconductor Co., Ltd's products are not authorized for use as critical components in life support devices or systems without the expressed written approval of InPower Semiconductor Co., Ltd.

As used herein:

- 1. Life support devices or systems are devices or systems which:
  - a. are intended for surgical implant into the human body,
  - b. support or sustain life,
  - c. whose failure to perform when properly used in accordance with instructions for used provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.