

FT25H08 DATASHEET



CONTENTS

1.	FEATURES	4
2.	GENERAL DESCRIPTION	5
	CONNECTION DIAGRAM	5
	PIN DESCRIPTION	5
	BLOCK DIAGRAM	6
3.	MEMORY ORGANIZATION	7
4.	DEVICE OPERATION	8
	STANDARD SPI	8
	DUAL SPI	8
	QUAD SPI	8
	HOLD	8
5.	DATA PROTECTION	9
6.	STATUS REGISTER	10
	WIP BIT	10
	WEL BIT.	10
	BP3, BP2, BP1, BP0 BITS.	10
	SRP BIT	10
	QE BIT.	11
	LB BIT.	11
	CMP BIT.	11
	SUS BIT.	11
7.	COMMANDS DESCRIPTION	12
	7.1. WRITE ENABLE (WREN) (06H)	15
	7.2. Write Enable for Volatile Status Register (50H)	15
	7.3. WRITE DISABLE (WRDI) (04H)	15
	7.4. READ STATUS REGISTER (RDSR) (05H OR 35H)	16
	7.5. WRITE STATUS REGISTER (WRSR) (01H)	16
	7.6. READ DATA BYTES (READ) (03H)	
	7.7. READ DATA BYTES AT HIGHER SPEED (FAST READ) (OBH)	
	7.8. Dual Output Fast Read (3BH)	
	7.9. QUAD OUTPUT FAST READ (6BH)	
	7.10. Dual I/O Fast Read (BBH)	
	7.11. QUAD I/O FAST READ (EBH)	
	7.12. Quad I/O Word Fast Read (E7H)	
	7.13. PAGE PROGRAM (PP) (02H)	
	7.14. Quad Page Program (QPP) (32H)	
	7.15. 4 x I/O PAGE PROGRAM (4PP)	
	7.16. SECTOR ERASE (SE) (20H)	25



	7.17. 32KB BLOCK ERASE (BE) (52H)	25
	7.18. 64KB BLOCK ERASE (BE) (D8H)	26
	7.19. CHIP ERASE (CE) (60/C7H)	26
	7.20. DEEP POWER-DOWN (DP) (B9H)	27
	7.21. RELEASE FROM DEEP POWER-DOWN AND READ DEVICE ID (RDI) (ABH)	28
	7.22. READ MANUFACTURE ID/ DEVICE ID (REMS) (90H)	29
	7.23. CONTINUOUS READ MODE RESET (CRMR) (FFH)	29
	7.23.1. READ MANUFACTURE ID/ DEVICE ID DUAL I/O (92H)	30
	7.24. READ MANUFACTURE ID/ DEVICE ID QUAD I/O (94H)	30
	7.25. READ IDENTIFICATION (RDID) (9FH)	31
	7.26. Program/Erase Suspend (PES) (75H or B0H)	31
	7.27. PROGRAM/ERASE RESUME (PER) (7AH OR 30H)	32
	7.28. Erase Security Registers (44H)	32
	7.29. Program Security Registers (42H)	33
	7.30. READ SECURITY REGISTERS (48H)	34
	7.31. ENABLE RESET (66H) AND RESET (99H)	34
	7.32. READ SERIAL FLASH DISCOVERABLE PARAMETER (5AH)	35
8.	ELECTRICAL CHARACTERISTICS	40
	8.1. Power-on Timing	40
	8.2. Initial Delivery State	40
	8.3. Data Retention and Endurance	40
	8.4. LATCH UP CHARACTERISTICS	40
	8.5. Absolute Maximum Ratings	41
	8.6. CAPACITANCE MEASUREMENT CONDITION	41
	8.7. DC CHARACTERISTICS	42
	8.8. AC CHARACTERISTICS.	43
9.	ORDERING INFORMATION	45
1(0. PACKAGE INFORMATION	46
	10.1. PACKAGE SOP8 150MIL	46
	10.2. PACKAGE SOP8 208MIL	47
	10.3. PACKAGE DIP8 300MIL	48
	10.4. PACKAGE VSOP8 208MIL	49
	10.5. PACKAGE TSSOP8 173MIL	50
	10.6. PACKAGE UDFN8	51
_		



1. FEATURES

- 8M -bit Serial Flash
 - 1024K-byte
 - 256 bytes per programmable page
- Standard, Dual, Quad SPI
 - Standard SPI: SCLK, CS#, SI, SO, WP#, HOLD#
 - Dual SPI: SCLK, CS#, IO0, IO1, WP#, HOLD#
 - Quad SPI: SCLK, CS#, IO0, IO1, IO2, IO3
- High Speed Clock Frequency
 - 120MHz for fast read with 30PF load
 - Dual I/O Data transfer up to 240Mbits/s
 - Quad I/O Data transfer up to 480Mbits/s
- Program/Erase Speed
 - Page Program time: 0.4ms typical
 - Sector Erase time: 60ms typical
 - Block Erase time: 0.15/0.25s typical
 - Chip Erase time: 2.5s typical
- Low Power Consumption
 - 20mA maximum active current
 - 0.05uA maximum power down current


- Software/Hardware Write Protection
 - Write protect all/portion of memory via software
 - Enable/Disable protection with WP# Pin
 - Top or Bottom, Sector or Block selection
- Advanced security Features
 - 4*256-Byte Security Registers With OTP Lock
- Flexible Architecture
 - Sector of 4K-byte
 - Block of 32K/64K- bye
- Support SFDP & Unique ID
- Single Power Supply Voltage: Full voltage range: 2.7 to 3.6V
- Endurance 100,000 Program/Erase Cycle (Typical)
- Temperature Grade:
 - Default Industrial (40 $^{\circ}$ C to + 85 $^{\circ}$ C)
- Hardware Features
 - 8-pin SOP8 (150mil)
 - 8-pin SOP8 (208mil)
 - 8-pin DIP8 (300mil)
 - 8-pin VSOP8 (208mil)
 - 8-pin TSSOP8 (173mil)
 - 8-pin UDFN8 (2x3 mm)



2. GENERAL DESCRIPTION

The FT25H08 (8M-bit) Serial flash supports the standard Serial Peripheral Interface (SPI), and supports the Dual/Quad SPI: Serial Clock, Chip Select, Serial Data I/O0 (SI), I/O1 (SO), I/O2 (WP#), and I/O3 (HOLD#). The Dual I/O data is transferred with speed of 240Mbits/s and the Quad I/O & Quad output data is transferred with speed of 480Mbits/s.

CONNECTION DIAGRAM




PIN DESCRIPTION

Pin Name	I/O	Description
CS#	I	Chip Select Input
SO (IO1)	I/O	Data Output (Data Input Output 1)
WP# (IO2)	I/O	Write Protect Input (Data Input Output 2)
vss		Ground
SI (IO0)	I/O	Data Input (Data Input Output 0)
SCLK	I	Serial Clock Input
HOLD# (IO3)	I/O	Hold Input (Data Input Output 3)
vcc		Power Supply



BLOCK DIAGRAM





3. MEMORY ORGANIZATION

FT25H08

Each Device has	Each block has	Each sector has	Each page has	Remark
1M	64K/32K	4K	256	bytes
4K	256/128	16	-	pages
256	16/8	-	-	sectors
16/32	-	-	-	blocks

UNIFORM BLOCK SECTOR ARCHITECTURE FT25H08 64K Bytes Block Sector Architecture

Block	Sector	Address range		
	255	0FF000H	0FFFFFH	
15				
	240	0F0000H	0F0FFFH	
	239	0EF000H	0EFFFFH	
14				
	224	0E0000H	0E0FFFH	
	47	02F000H	02FFFFH	
2				
	32	020000H	020FFFH	
	31	01F000H	01FFFFH	
1				
	16	010000H	010FFFH	
	15	00F000H	00FFFFH	
0				
	0	000000H	000FFFH	



4. DEVICE OPERATION

SPI Mode

Standard SPI

The FT25H08 features a serial peripheral interface on 4 signals bus: Serial Clock (SCLK), Chip Select (CS#), Serial Data Input (SI) and Serial Data Output (SO). Both SPI bus mode 0 and 3 are supported. Input data is latched on the rising edge of SCLK and data shifts out on the falling edge of SCLK.

Dual SPI

The FT25H08 supports Dual SPI operation when using the "Dual Output Fast Read" and "Dual I/O Fast Read" (3BH and BBH) commands. These commands allow data to be transferred to or from the device at two times the rate of the standard SPI. When using the Dual SPI command the SI and SO pins become bidirectional I/O pins: IO0 and IO1.

Quad SPI

The FT25H08 supports Quad SPI operation when using the "Quad Output Fast Read"," Quad I/O Fast Read", "Quad I/O Word Fast Read" (6BH, EBH, E7H) commands. These commands allow data to be transferred to or from the device at four times the rate of the standard SPI. When using the Quad SPI command the SI and SO pins become bidirectional I/O pins: IO0 and IO1, and WP# and HOLD# pins become IO2 and IO3. Quad SPI commands require the non-volatile Quad Enable bit (QE) in Status Register to be set.

Hold

The HOLD# signal goes low to stop any serial communications with the device, but doesn't stop the operation of write status register, programming, or erasing in progress.

The operation of HOLD, need CS# keep low, and starts on falling edge of the HOLD# signal, with SCLK signal being low (if SCLK is not being low, HOLD operation will not start until SCLK being low). The HOLD condition ends on rising edge of HOLD# signal with SCLK being low (If SCLK is not being low, HOLD operation will not end until SCLK being low).

The SO is high impedance, both SI and SCLK don't care during the HOLD operation, if CS# drives high during HOLD operation, it will reset the internal logic of the device. To re-start communication with chip, the HOLD# must be at high and then CS# must be at low.

CS#

SCLK HOLD*

HOLD#

Figure 1. Hold Condition



5. DATA PROTECTION

The FT25H08 provide the following data protection methods:

- Write Enable (WREN) command: The WREN command is set the Write Enable Latch bit (WEL). The WEL bit will return to reset by the following situation:
 - Power-Up
 - Write Disable (WRDI)
 - Write Status Register (WRSR)
 - Page Program (PP)
 - Sector Erase (SE) / Block Erase (BE) / Chip Erase (CE)
- Software Protection Mode: The Block Protect (BP3, BP2, BP1, BP0) bits define the section of the memory array that can be read but not change.
- Hardware Protection Mode: WP# going low to protected the BP0~BP3 bits and SRP bit.
- Deep Power-Down Mode: In Deep Power-Down Mode, all commands are ignored except the Release from Deep Power-Down Mode command.

Table 1.0 FT25H08 Protected area size (CMP=0)

1 abio 10 1 1201100 1 1010010 a 1020 (0 mi = 0)								
	Status Regi	Protected Area Sizes						
BP3	BP2	BP1	Blocks					
0	0	0	0	None				
0	0	0	1	Block 15				
0	0	1	0	Block 14 – 15				
0	0	1	1	Block 12 – 15				
0	1	0	0	Block 8 – 15				
0	1	0	1	Protected all				
0	1	1	0	Protected all				
0	1	1	1	Protected all				
1	Х	Х	Х	Protected all				

Table 1.1 FT25H08 Protected area size (CMP=1)

	Status Regi	Protected Area Sizes		
BP3	BP2	BP1	Blocks	
0	0	0	0	None
0	0	0	1	Block 0
0	0	1	0	Block 0 – 1
0	0	1	1	Block 0 – 3
0	1	0	0	Block 0 – 7
0	1	0	1	Protected all
0	1	1	0	Protected all
0	1	1	1	Protected all
1	Х	Х	Х	Protected all



6. STATUS REGISTER

S15	S14	S13	S12	S11	S10	S9	S8
SUS	CMP	Reserved	Reserved	Reserved	LB	QE	Reserved
S 7	S6	S5	S4	S3	S2	S1	S0
-		••	J .		U _	•	

The status and control bits of the Status Register are as follows:

WIP bit.

The Write In Progress (WIP) bit indicates whether the memory is busy in program/erase/write status register progress. When WIP bit sets to 1, means the device is busy in program/erase/write status register progress, when WIP bit sets 0, means the device is not in program/erase/write status register progress.

WEL bit.

The Write Enable Latch (WEL) bit indicates the status of the internal Write Enable Latch. When set to 1 the internal Write Enable Latch is set, when set to 0 the internal Write Enable Latch is reset and no Write Status Register, Program or Erase command is accepted.

BP3, BP2, BP1, BP0 bits.

The Block Protect (BP3, BP2, BP1, BP0) bits are non-volatile. They define the size of the area to be software protected against Program and Erase commands. These bits are written with the Write Status Register (WRSR) command. When the Block Protect (BP3, BP2, BP1, BP0) bits are set to 1, the relevant memory area (as defined in Table1).becomes protected against Page Program (PP), Sector Erase (SE) and Block Erase (BE) commands. The Block Protect (BP3, BP2, BP1, BP0) bits can be written provided that the Hardware Protected mode has not been set. The Chip Erase (CE) command is executed, if the Block Protect (BP3,BP2, BP1, BP0) bits and CMP are all 0.

SRP bit.

The Status Register Protect (SRP) bit is non-volatile Read/Write bits in the status register. The SRP bit controls the method of write protection: software protection, hardware protection, power supply lock-down or one time programmable protection.

SRP	WP#	Status Register	Description
0	Х	Software Protected	The Status Register can be written to after a Write
U	^	Software 1 Totected	Enable command, WEL=1.(Default)
4	0	Hardwara Drotaetad	WP#=0,the Status Register locked and can not be
1	0	Hardware Protected	written to.
4	4	Handinana Hannata eta d	WP#=1,the Status Register is unlocked and can be
1	1 Hardware Unprotected	written to after a Write Enable command, WEL=1.	



QE bit.

The Quad Enable (QE) bit is a non-volatile Read/Write bit in the Status Register that allows Quad operation. When the QE bit is set to 0 (Default) the WP# pin and HOLD# pin are enable. When the QE pin is set to 1, the Quad IO2 and IO3 pins are enabled. (The QE bit should never be set to 1 during standard SPI or Dual SPI operation if the WP# or HOLD# pins are tied directly to the power supply or ground).

LB bit.

The LB bit is a non-volatile One Time Program (OTP) bit in Status Register (S10) that provide the write protect control and status to the Security Registers. The default state of LB is 0, the security registers are unlocked. LB can be set to 1 individually using the Write Register instruction. LB is One Time Programmable, once it's set to 1, the Security Registers will become read-only permanently.

CMP bit.

The CMP bit is a non-volatile Read/Write bit in the Status Register (S14). It is used in conjunction the BP3-BP0 bits to provide more flexibility for the array protection. Please see the Status registers Memory Protection table for details. The default setting is CMP=0.

SUS bit.

The SUS bit is a read only bit in the status register (S15) that is set to 1 after executing an Erase/Program Suspend (75H or B0H) command. The SUS bit is cleared to 0 by Erase/Program Resume (7AH) command as well as a power-down, power-up cycle.



7. COMMANDS DESCRIPTION

All commands, addresses and data are shifted in and out of the device, beginning with the most significant bit on the first rising edge of SCLK after CS# is driven low. Then, the one-byte command code must be shifted in to the device, most significant bit first on SI, each bit being latched on the rising edges of SCLK.

See Table2, every command sequence starts with a one-byte command code. Depending on the command, this might be followed by address bytes, or by data bytes, or by both or none. CS# must be driven high after the last bit of the command sequence has been shifted in. For the command of Read, Fast Read, Read Status Register or Release from Deep Power-Down, and Read Device ID, the shifted-in command sequence is followed by a data-out sequence. CS# can be driven high after any bit of the data-out sequence is being shifted out.

For the command of Page Program, Sector Erase, Block Erase, Chip Erase, Write Status Register, Write Enable, Write Disable or Deep Power-Down command, CS# must be driven high exactly at a byte boundary, otherwise the command is rejected, and is not executed. That is CS# must driven high when the number of clock pulses after CS# being driven low is an exact multiple of eight. For Page Program, if at any time the input byte is not a full byte, nothing will happen and WEL will not be reset.

Table 2. Commands

Command Name	Byte1	Byte2	Byte3	Byte4	Byte5	Byte6	n-Bytes
Write Enable	06H						
Write Enable for Volatile	50H						
Status Register	эин						
Write Disable	04H						
Read Status Register	05H	(S7-S0)					(continuous)
Read Status Register-1	35H	(S15-S8)					(continuous)
Write Status Register	01H	(S7-S0)	(S15-S8)				(continuous)
Read Data	03H	A23-A16	A15-A8	A7-A0	(D7-D0)	(Next byte)	(continuous)
Fast Read	0BH	A23-A16	A15-A8	A7-A0	dummy	(D7-D0)	(continuous)
Dual Output Fast Read	звн	A23-A16	A15-A8	A7-A0	dummy	(D7-D0) ⁽¹⁾	(continuous)
Dual I/O Fast Read	ВВН	A23-A8 ⁽²⁾	A7-A0 M7-M0 ⁽²⁾	(D7-D0) ⁽¹⁾			(continuous)
Quad Output Fast Read	6BH	A23-A16	A15-A8	A7-A0	dummy	(D7-D0) ⁽³⁾	(continuous)
Quad I/O Fast Read	EBH	A23-A0 M7-M0 ⁽⁴⁾	Dummy ⁽⁵⁾	(D7-D0) ⁽³⁾			(continuous)
Quad I/O Word Fast Read	E7H	A23-A0 M7-M0 ⁽⁴⁾	Dummy ⁽⁶⁾	(D7-D0) ⁽³⁾			(continuous)
Continuous Read Reset	FFH						
Page Program	02H	A23-A16	A15-A8	A7-A0	(D7-D0)	(Next byte)	
Quad Page Program	32H	A23-A16	A15-A8	A7-A0	(D7-D0) ⁽³⁾		
Quad I/O PP	38H	A23-A0 D7-D0	(D39-D8)	(Next byte)	(Next byte)		
Sector Erase	20H	A23-A16	A15-A8	A7-A0			
Block Erase(32KB)	52H	A23-A16	A15-A8	A7-A0			

FT25H08



Block Erase(64KB)	D8H	A23-A16	A15-A8	A7-A0			
Chip Erase	C7/60H						
Program/Erase	75/B0H						
suspend	73/0011						
Program/Erase	7A/30H						
Resume	77/3011						
Deep Power-Down	В9Н						
Release From Deep							
Power-Down, And	ABH	dummy	dummy	dummy	(ID7-DID0)		(continuous)
Read Device ID							
Release From Deep	ABH						
Power-Down	АВП						
Manufacturer/Device ID	90H	dummy	dummy	00H	(M7-M0)	(ID7-ID0)	(continuous)
Manufacturer/Device ID	92H	A23-A8	A7-A0,	(M7-M0)			(continuous)
by Dual I/O	9211	A23-A0	M[7:0]	(ID7-ID0)			(continuous)
Manufacturer/Device ID	94H	A23-A0,	dummy	(M7-M0)			
by Quad I/O	J	M[7:0]		(ID7-ID0)			
Read Serial Flash							
Discoverable	5AH	A23-A16	A15-A8	A7-A0	dummy	(D7-D0)	(continuous)
Parameters							
Read Identification	9FH	(M7-M0)	(ID15-ID8)	(ID7-ID0)			(continuous)
Erase Security	44H	A23-A16	A15-A8	A7-A0			
Register ⁽⁸⁾	4411	A23-A10	A13-A0	A7-A0			
Program Security	4011	A00 A46	A45 A0	47.40	(DZ D0)	(Novt byto)	
Register ⁽⁸⁾	42H	A23-A16	A15-A8	A7-A0	(D7-D0)	(Next byte)	
Read Security	48H	A23-A16	A15 A0	A7 A0	dummy	(D7 D0)	
Register ⁽⁸⁾	40⊓	A23-A10	A15-A8	A7-A0	dummy	(D7-D0)	
Enable Reset	66H						
Reset	99H						

NOTE:

1. Dual Output data

IO0 = (D6, D4, D2, D0)

IO1 = (D7, D5, D3, D1)

2. Dual Input Address

IO0 = A22, A20, A18, A16, A14, A12, A10, A8, A6, A4, A2, A0, M6, M4, M2, M0

IO1 = A23, A21, A19, A17, A15, A13, A11, A9,A7, A5, A3, A1, M7, M5, M3, M1

3. Quad Output Data

IO0 = (D4, D0,)

IO1 = (D5, D1,)

IO2 = (D6, D2,)

IO3 = (D7, D3,)



4. Quad Input Address

IO0 = A20, A16, A12, A8, A4, A0, M4, M0

IO1 = A21, A17, A13, A9, A5, A1, M5, M1

IO2 = A22, A18, A14, A10, A6, A2, M6, M2

IO3 = A23, A19, A15, A11, A7, A3, M7, M3

5. Quad I/O Fast Read Data

$$IO0 = (x, x, x, x, D4, D0,...)$$

$$IO1 = (x, x, x, x, D5, D1,...)$$

$$IO2 = (x, x, x, x, D6, D2,...)$$

$$IO3 = (x, x, x, x, D7, D3,...)$$

6. Quad I/O Word Fast Read Data

$$IO0 = (x, x, D4, D0,...)$$

$$IO1 = (x, x, D5, D1,...)$$

$$IO2 = (x, x, D6, D2,...)$$

$$IO3 = (x, x, D7, D3,...)$$

- 7. Quad I/O Word Fast Read Data: the lowest address bit must be 0.
- 8. Security Registers Address:

Security Register0: A23-A16=00H, A15-A8=00H, A7-A0= Byte Address;

Security Register1: A23-A16=00H, A15-A8=01H, A7-A0= Byte Address;

Security Register2: A23-A16=00H, A15-A8=02H, A7-A0= Byte Address;

Security Register3: A23-A16=00H, A15-A8=03H, A7-A0= Byte Address.

Table of ID Definitions:

FT25H08

Operation Code	M7-M0	ID15-ID8	ID7-ID0
9FH	0E	40	14
90H	0E		13
ABH			13



7.1. Write Enable (WREN) (06H)

The Write Enable (WREN) command is for setting the Write Enable Latch (WEL) bit. The Write Enable Latch (WEL) bit must be set prior to every Page Program (PP), Sector Erase (SE), Block Erase (BE), Chip Erase (CE) and Write Status Register (WRSR) command. The Write Enable (WREN) command sequence: CS# goes low→Sending the Write Enable command→CS# goes high.

CS#

SCLK

Command

Command

SI

High-Z

Figure 2. Write Enable Sequence Diagram

7.2. Write Enable for Volatile Status Register (50H)

The non-volatile Status Register bits can also be written to as volatile bits. This gives more flexibility to change the system configuration and memory protection schemes quickly without waiting for the typical non-volatile bit write cycles or affecting the endurance of the Status Register non-volatile bits. The Write Enable for Volatile Status Register command must be issued prior to a Write Status Register command and any other commands can't be inserted between them. Otherwise, Write Enable for Volatile Status Register will be cleared. The Write Enable for Volatile Status Register command will not set the Write Enable Latch bit, it is only valid for the Write Status Register command to change the volatile Status Register bit values.





Figure 3. Write Enable for Volatile Status Register Sequence Diagram

7.3. Write Disable (WRDI) (04H)

The Write Disable command is for resetting the Write Enable Latch (WEL) bit. The Write Disable command sequence: CS# goes low->Sending the Write Disable command->CS# goes high. The WEL bit is reset by following condition: Power-up and upon completion of the Write Status Register, Page Program, Sector Erase, Block Erase and Chip Erase commands.







7.4. Read Status Register (RDSR) (05H or 35H)

The Read Status Register (RDSR) command is for reading the Status Register. The Status Register may be read at any time, even while a Program, Erase or Write Status Register cycle is in progress. When one of these cycles is in progress, it is recommended to check the Write In Progress (WIP) bit before sending a new command to the device. It is also possible to read the Status Register continuously. For command code "05H", the SO will output Status Register bits S7~S0. The command code "35H", the SO will output Status Register bits S15~S8.

CS#

SCLK

O 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15

SCLK

Command

Command

S7-S0 or S15-S8 out

S7-S0 or S15-S8 out

S7-S0 or S15-S8 out

MSB

MSB

MSB

Figure 5. Read Status Register Sequence Diagram

7.5. Write Status Register (WRSR) (01H)

The Write Status Register (WRSR) command allows new values to be written to the Status Register. Before it can be accepted, a Write Enable (WREN) command must previously have been executed. After the Write Enable (WREN) command has been decoded and executed, the device sets the Write Enable Latch (WEL).


The Write Status Register (WRSR) command has no effect on S15, S1 and S0 of the Status Register. CS# must be driven high after the eighth or sixteen bit of the data byte has been latched in. If not, the Write Status Register (WRSR) command is not executed. If CS# is driven high after eighth bit of the data byte, the CMP and QE bit will be cleared to 0. As soon as CS# is driven high, the self-timed Write Status Register cycle (whose duration is t_W) is initiated. While the Write Status Register cycle is in progress, the Status Register may still be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Write Status Register cycle, and is 0 when it is completed. When the cycle is completed, the Write Enable Latch (WEL) is reset.

The Write Status Register (WRSR) command allows the user to change the values of the Block Protect (BP3, BP2, BP1, BP0) bits, to define the size of the area that is to be treated as read-only, as defined in Table1. The Write Status Register (WRSR) command also allows the user to set or reset the Status Register Protect (SRP) bit in accordance with the Write Protect (WP#) signal. The Status Register Protect (SRP) bit



and Write Protect (WP#) signal allow the device to be put in the Hardware Protected Mode. The Write Status Register (WRSR) command is not executed once the Hardware Protected Mode is entered.

Figure 6. Write Status Register Sequence Diagram



7.6. Read Data Bytes (READ) (03H)

The Read Data Bytes (READ) command is followed by a 3-byte address (A23-A0), each bit being latched-in during the rising edge of SCLK. Then the memory content, at that address, is shifted out on SO, each bit being shifted out, at a Max frequency f_R , during the falling edge of SCLK. The first byte addressed can be at any location. The address is automatically incremented to the next address after each byte of data is shifted out. The whole memory can, therefore, be read with a single Read Data Bytes (READ) command. Any Read Data Bytes (READ) command, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.

CS# 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 3 4 5 6 7 8 9 10 11 **SCLK** 10000024-bit address(A23:A0) Command SI 03H - - (7X6X5X4X3X2X1X0) MSB Data Out1 Data Out2 High-Z $\frac{}{\text{MSB}} \langle 7 \rangle \langle 6 \rangle \langle 5 \rangle \langle 4 \rangle \langle 3 \rangle \langle 2 \rangle \langle 1 \rangle$ SO


Figure 7. Read Data Bytes Sequence Diagram

7.7. Read Data Bytes At Higher Speed (Fast Read) (0BH)

The Read Data Bytes at Higher Speed (Fast Read) command is for quickly reading data out. It is followed by a 3-byte address (A23-A0) and a dummy byte, each bit being latched-in during the rising edge of SCLK. Then the memory content, at that address, is shifted out on SO, each bit being shifted out, at a Max frequency f_C , during the falling edge of SCLK. The first byte addressed can be at any location. The address is automatically incremented to the next address after each byte of data is shifted out.



Figure 8. Read Data Bytes at Higher Speed Sequence Diagram



7.8. Dual Output Fast Read (3BH)

The Dual Output Fast Read command is followed by 3-byte address (A23-A0) and a dummy byte, each bit being latched in during the rising edge of SCLK, then the memory contents are shifted out 2-bit per clock cycle from SI and SO. The command sequence is shown in Figure 9. The first byte addressed can be at any location. The address is automatically incremented to the next address after each byte of data is shifted out.

Figure 9. Dual Output Fast Read Sequence Diagram

7.9. Quad Output Fast Read (6BH)

The Quad Output Fast Read command is followed by 3-byte address (A23-A0) and a dummy byte, each bit being latched in during the rising edge of SCLK, then the memory contents are shifted out 4-bit per clock cycle from IO3, IO2, IO1 and IO0. The command sequence is shown in Figure 10. The first byte addressed can be at any location. The address is automatically incremented to the next address after each byte of data is shifted out.






Figure 10. Quad Output Fast Read Sequence Diagram

7.10. Dual I/O Fast Read (BBH)

The Dual I/O Fast Read command is similar to the Dual Output Fast Read command but with the capability to input the 3-byte address (A23-0) and a "Continuous Read Mode" byte 2-bit per clock by SI and SO, each bit being latched in during the rising edge of SCLK, then the memory contents are shifted out 2-bit per clock cycle from SI and SO. The command sequence is shown in Figure11. The first byte addressed can be at any location. The address is automatically incremented to the next address after each byte of data is shifted out.

Dual I/O Fast Read with "Continuous Read Mode"

The Dual I/O Fast Read command can further reduce command overhead through setting the "Continuous Read Mode" bits (M7- 0) after the input 3-byte address (A23-A0). If the "Continuous Read Mode" bits (M5- 4) =(1, 0), then the next Dual I/O Fast Read command (after CS# is raised and then lowered) does not require the BBH command code. The command sequence is shown in Figure 12. If the "Continuous Read Mode" bits (M5- 4) do not equal (1, 0), the next command requires the first BBH command code, thus returning to normal operation. A "Continuous Read Mode" Reset command can be used to reset (M5- 4) before issuing normal command.



Figure 11. Dual I/O Fast Read Sequence Diagram (M5-4≠(1, 0))





Figure 12. Dual I/O Fast Read Sequence Diagram (M5-4= (1, 0))



7.11. Quad I/O Fast Read (EBH)

The Quad I/O Fast Read command is similar to the Dual I/O Fast Read command but with the capability to input the 3-byte address (A23-0) and a "Continuous Read Mode" byte and 4-dummy clock 4-bit per clock by IO0, IO1, IO3, IO4, each bit being latched in during the rising edge of SCLK, then the memory contents are shifted out 4-bit per clock cycle from IO0, IO1, IO2, IO3. The command sequence is shown in Figure 13. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out. The Quad Enable bit (QE) of Status Register (S9) must be set to enable for the Quad I/O Fast read command.



Quad I/O Fast Read with "Continuous Read Mode"

The Quad I/O Fast Read command can further reduce command overhead through setting the "Continuous Read Mode" bits (M7-0) after the input 3-byte address (A23-A0). If the "Continuous Read Mode" bits (M5- 4) =(1, 0), then the next Quad I/O Fast Read command (after CS# is raised and then lowered) does not require the EBH command code. The command sequence is shown in Figure 14. If the "Continuous Read Mode" (M5- 4) do not equal (1, 0), the next command requires the first EBH command code, thus returning to normal operation. A "Continuous Read Mode" Reset command can be used to reset (M5- 4) before issuing normal command.





Figure 13. Quad I/O Fast Read Sequence Diagram (M5-4≠(1, 0))

Figure 14. Quad I/O Fast Read Sequence Diagram (M5-4= (1, 0))



7.12. Quad I/O Word Fast Read (E7H)

The Quad I/O Word Fast Read command is similar to the Quad I/O Fast Read command except that the lowest address bit (A0) must equal 0 and only 2-dummy clock. The command sequence is shown in Figure 15. The first byte addressed can be at any location. The address is automatically incremented to the next address after each byte of data is shifted out. The Quad Enable bit (QE) of Status Register (S9) must be set to enable for the Quad I/O Word Fast read command.

Quad I/O Word Fast Read with "Continuous Read Mode"

The Quad I/O Word Fast Read command can further reduce command overhead through setting the "Continuous Read Mode" bits (M7-0) after the input 3-byte address (A23-A0). If the "Continuous Read Mode"



bits (M5- 4) =(1, 0), then the next Quad I/O Word Fast Read command (after CS# is raised and then lowered) does not require the E7H command code. The command sequence is shown in followed Figure 16. If the "Continuous Read Mode" bits (M5- 4) do not equal (1, 0), the next command requires the first E7H command code, thus returning to normal operation. A "Continuous Read Mode" Reset command can be used to reset (M7-0) before issuing normal command.

CS#

SCLK

O 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23

SCLK


SI(IO0)

E7H

4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)
4\(0\)

Figure 15. Quad I/O Word Fast Read Sequence Diagram (M5-4≠(1, 0))

Figure 16. Quad I/O Word Fast Read Sequence Diagram (M5-4= (1, 0))



7.13. Page Program (PP) (02H)

The Page Program (PP) command is for programming the memory. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Page Program command.

The Page Program (PP) command is entered by driving CS# Low, followed by the command code, three address bytes and at least one data byte on SI. If the 8 least significant address bits (A7-A0) are not all zero, all transmitted data that goes beyond the end of the current page are programmed from the start address of the same page (from the address whose 8 least significant bits (A7-A0) are all zero). CS# must be driven low for the entire duration of the sequence. The Page Program command sequence: CS# goes low→sending Page Program command→3-byte address on SI→at least 1 byte data on SI→ CS# goes high. The command sequence is shown in Figure17. If more than 256 bytes are sent to the device, previously latched data are discarded and the last 256 data bytes are guaranteed to be programmed correctly within the same page. If less than 256 data bytes are sent to device, they are correctly programmed at the requested addresses



without having any effects on the other bytes of the same page. CS# must be driven high after the eighth bit of the last data byte has been latched in; otherwise the Page Program (PP) command is not executed.

As soon as CS# is driven high, the self-timed Page Program cycle (whose duration is t_{PP}) is initiated. While the Page Program cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Page Program cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

A Page Program (PP) command applied to a page which is protected by the Block Protect (BP3, BP2, BP1, BP0) is not executed.




Figure 17. Page Program Sequence Diagram

7.14. Quad Page Program (QPP) (32H)

The Quad Page Program command is for programming the memory using four pins: IO0, IO1, IO2, and IO3. To use Quad Page Program the Quad enable in status register Bit9 must be set (QE=1). A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Page Program command. The Quad Page Program command is entered by driving CS# Low, followed by the command code (32H), three address bytes and at least one data byte on IO pins.

The command sequence is shown in Figure 18. If more than 256 bytes are sent to the device, previously latched data are discarded and the last 256 data bytes are guaranteed to be programmed correctly within the same page. If less than 256 data bytes are sent to device, they are correctly programmed at the requested addresses without having any effects on the other bytes of the same page. CS# must be driven high after the eighth bit of the last data byte has been latched in; otherwise the Quad Page Program command is not executed.

As soon as CS# is driven high, the self-timed Quad Page Program cycle (whose duration is t_{PP}) is initiated. While the Quad Page Program cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Quad Page Program cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

A Quad Page Program command applied to a page which is protected by the Block Protect (BP3, BP2, BP1, BP0) is not executed.






Figure 18. Quad Page Program Sequence Diagram

7.15. 4 x I/O Page Program (4PP)

The Quad Page Program (4PP) instruction is for programming the memory to be "0". A Write Enable (WREN) instruction must execute to set the Write Enable Latch (WEL) bit and Quad Enable (QE) bit must be set to "1" before sending the Quad Page Program (4PP). The Quad Page Programming takes four pins: SIO0, SIO1, SIO2, and SIO3 as address and data input, which can improve programmer performance and the effectiveness of application. The 4PP operation frequency supports as fast as f4PP. The other function descriptions are as same as standard page program.

The sequence of issuing 4PP instruction is: CS# goes low \rightarrow sending 4PP instruction code \rightarrow 3-byte address on SIO[3:0] \rightarrow at least 1-byte on data on SIO[3:0] \rightarrow CS# goes high.






Figure 19. Quad I/O Page Program Sequence Diagram

7.16. Sector Erase (SE) (20H)

The Sector Erase (SE) command is for erasing the all data of the chosen sector. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The Sector Erase (SE) command is entered by driving CS# low, followed by the command code, and 3-address byte on SI. Any address inside the sector is a valid address for the Sector Erase (SE) command. CS# must be driven low for the entire duration of the sequence.

The Sector Erase command sequence: CS# goes low→sending Sector Erase command→3-byte address on SI→CS# goes high. The command sequence is shown in Figure 20. CS# must be driven high after the eighth bit of the last address byte has been latched in; otherwise the Sector Erase (SE) command is not executed. As soon as CS# is driven high, the self-timed Sector Erase cycle (whose duration is t_{SE}) is initiated. While the Sector Erase cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Sector Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A Sector Erase (SE) command applied to a sector which is protected by the Block Protect (BP3, BP2, BP1, BP0) bit (see Table1.0&1.1) is not executed.




Figure 20. Sector Erase Sequence Diagram

7.17. 32KB Block Erase (BE) (52H)

The 32KB Block Erase (BE) command is for erasing the all data of the chosen block. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The 32KB Block Erase (BE) command is entered by driving CS# low, followed by the command code, and three address bytes on SI. Any address inside the block is a valid address for the 32KB Block Erase (BE) command. CS# must be driven low for the entire duration of the sequence.



The 32KB Block Erase command sequence: CS# goes low→sending 32KB Block Erase command → 3-byte address on SI→CS# goes high. The command sequence is shown in Figure21. CS# must be driven high after the eighth bit of the last address byte has been latched in; otherwise the 32KB Block Erase (BE) command is not executed. As soon as CS# is driven high, the self-timed Block Erase cycle (whose duration is t_{BE}) is initiated. While the Block Erase cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Block Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A 32KB Block Erase (BE) command applied to a block which is protected by the Block Protect (BP3, BP2, BP1, BP0) bits (see Table1.0&1.1) is not executed.

CS#

SCLK

Command

C

Figure 21. 32KB Block Erase Sequence Diagram

7.18. 64KB Block Erase (BE) (D8H)

The 64KB Block Erase (BE) command is for erasing the all data of the chosen block. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The 64KB Block Erase (BE) command is entered by driving CS# low, followed by the command code, and three address bytes on SI. Any address inside the block is a valid address for the 64KB Block Erase (BE) command. CS# must be driven low for the entire duration of the sequence.

The 64KB Block Erase command sequence: CS# goes low→sending 64KB Block Erase command → 3-byte address on SI→CS# goes high. The command sequence is shown in Figure22. CS# must be driven high after the eighth bit of the last address byte has been latched in; otherwise the 64KB Block Erase (BE) command is not executed. As soon as CS# is driven high, the self-timed Block Erase cycle (whose duration is t_{BE}) is initiated. While the Block Erase cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Block Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A 64KB Block Erase (BE) command applied to a block which is protected by the Block Protect (BP3, BP2, BP1, BP0) bits (see Table1.0&1.1) is not executed.




Figure 22. 64KB Block Erase Sequence Diagram

7.19. Chip Erase (CE) (60/C7H)

The Chip Erase (CE) command is for erasing the all data of the chip. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The Chip Erase (CE) command



is entered by driving CS# Low, followed by the command code on Serial Data Input (SI). CS# must be driven Low for the entire duration of the sequence.

The Chip Erase command sequence: CS# goes low→sending Chip Erase command→CS# goes high. The command sequence is shown in Figure23. CS# must be driven high after the eighth bit of the command code has been latched in, otherwise the Chip Erase command is not executed. As soon as CS# is driven high, the self-timed Chip Erase cycle (whose duration is t_{CE}) is initiated. While the Chip Erase cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Chip Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. The Chip Erase (CE) command is executed if the Block Protect (BP3,BP2, BP1, BP0) bits and CMP are all 0. The Chip Erase (CE) command is ignored if one or more sectors are protected.

CS#

SCLK

Command

C

Figure 23. Chip Erase Sequence Diagram

7.20. Deep Power-Down (DP) (B9H)

Executing the Deep Power-Down (DP) command is the only way to put the device in the lowest consumption mode (the Deep Power-Down Mode). It can also be used as an extra software protection mechanism, while the device is not in active use, since in this mode, the device ignores all Write, Program and Erase commands. Driving CS# high deselects the device, and puts the device in the Standby Mode (if there is no internal cycle currently in progress). But this mode is not the Deep Power-Down Mode. The Deep Power-Down Mode can only be entered by executing the Deep Power-Down (DP) command. Once the device has entered the Deep Power-Down Mode, all commands are ignored except the Release from Deep Power-Down and Read Device ID (RDI) command. This releases the device from this mode. The Release from Deep Power-Down and Read Device ID (RDI) command also allows the Device ID of the device to be output on SO.

The Deep Power-Down Mode automatically stops at Power-Down, and the device always Power-Up in the Standby Mode. The Deep Power-Down (DP) command is entered by driving CS# low, followed by the command code on SI. CS# must be driven low for the entire duration of the sequence.

The Deep Power-Down command sequence: CS# goes low→sending Deep Power-Down command→ CS# goes high. The command sequence is shown in Figure24. CS# must be driven high after the eighth bit of the command code has been latched in; otherwise the Deep Power-Down (DP) command is not executed. As soon as CS# is driven high, it requires a delay of t_{DP} before the supply current is reduced to I_{CC2} and the Deep Power-Down Mode is entered. Any Deep Power-Down (DP) command, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.



SCLK

O 1 2 3 4 5 6 7

SCLK

Command Stand-by mode Deep Power-down mode

SI

B9H

Figure 24. Deep Power-Down Sequence Diagram

7.21. Release from Deep Power-Down And Read Device ID (RDI) (ABH)

The Release from Power-Down and Read/Device ID command is a multi-purpose command. It can be used to release the device from the Power-Down state or obtain the devices electronic identification (ID) number.

To release the device from the Power-Down state, the command is issued by driving the CS# pin low, shifting the instruction code "ABH" and driving CS# high as shown in Figure 25. Release from Power-Down will take the time duration of t_{RES1} (See AC Characteristics) before the device will resume normal operation and other command are accepted. The CS# pin must remain high during the t_{RES1} time duration.

When used only to obtain the Device ID while not in the Power-Down state, the command is initiated by driving the CS# pin low and shifting the instruction code "ABH" followed by 3-dummy byte. The Device ID bits are then shifted out on the falling edge of SCLK with most significant bit (MSB) first as shown in Figure 26. The Device ID value for the FT25H08 is listed in Manufacturer and Device Identification table. The Device ID can be read continuously. The command is completed by driving CS# high.

When used to release the device from the Power-Down state and obtain the Device ID, the command is the same as previously described, and shown in Figure25, except that after CS# is driven high it must remain high for a time duration of t_{RES2} (See AC Characteristics). After this time duration the device will resume normal operation and other command will be accepted. If the Release from Power-Down/Device ID command is issued while an Erase, Program or Write cycle is in process (when WIP equal 1) the command is ignored and will not have any effects on the current cycle.




Figure 25. Release Power-Down Sequence Diagram






Figure 26. Release Power-Down/Read Device ID Sequence Diagram

7.22. Read Manufacture ID/ Device ID (REMS) (90H)

The Read Manufacturer/Device ID command is an alternative to the Release from Power-Down / Device ID command that provides both the JEDEC assigned Manufacturer ID and the specific Device ID.

The command is initiated by driving the CS# pin low and shifting the command code "90H" followed by a 24-bit address (A23-A0) of 000000H. After which, the Manufacturer ID and the Device ID are shifted out on the falling edge of SCLK with most significant bit (MSB) first as shown in Figure 27. If the 24-bit address is initially set to 000001H, the Device ID will be read first.




Figure 27. Read Manufacture ID/ Device ID Sequence Diagram

7.23. Continuous Read Mode Reset (CRMR) (FFH)

The Dual/Quad I/O Fast Read operations, "Continuous Read Mode" bits (M7-0) are implemented to further reduce command overhead. By setting the (M7-0) to AXH, the next Dual/Quad I/O Fast Read operations do not require the BBH/EBH/E7H command code.

Because the FT25H08 has no hardware reset pin, so if Continuous Read Mode bits are set to "AXH", the FT25H08 will not recognize any standard SPI commands. So Continuous Read Mode Reset command will release the Continuous Read Mode from the "AXH" state and allow standard SPI command to be recognized. The command sequence is show in Figure 28.






Figure 28. Continuous Read Mode Reset Sequence Diagram

7.23.1. Read Manufacture ID/ Device ID Dual I/O (92H)

The Read Manufacturer/Device ID Dual I/O command is an alternative to the Release from Power-Down / Device ID command that provides both the JEDEC assigned Manufacturer ID and the specific Device ID by dual I/O.

The command is initiated by driving the CS# pin low and shifting the command code "92H" followed by a 24-bit address (A23-A0) of 000000H. After which, the Manufacturer ID and the Device ID are shifted out on the falling edge of SCLK with most significant bit (MSB) first as shown in Figure 28.1. If the 24-bit address is initially set to 000001H, the Device ID will be read first.




Figure 28.1. Read Manufacture ID/ Device ID Dual I/O Sequence Diagram

7.24. Read Manufacture ID/ Device ID Quad I/O (94H)

The Read Manufacturer/Device ID Quad I/O command is an alternative to the Release from Power-Down / Device ID command that provides both the JEDEC assigned Manufacturer ID and the specific Device ID by quad I/O.



The command is initiated by driving the CS# pin low and shifting the command code "94H" followed by a 24-bit address (A23-A0) of 000000H. After which, the Manufacturer ID and the Device ID are shifted out on the falling edge of SCLK with most significant bit (MSB) first as shown in Figure 29. If the 24-bit address is initially set to 000001H, the Device ID will be read first.

CS# **SCLK** SI(IO0) 94H 4\0\\4\\0\\4\\0 \$\\0\X4\\0\X4\\0\X4\\0\X4\\0\X4\\0\X4\\0\X4\\0\X4\\0\X4\\0\X4\X0\X4\\0\X4\X0\X0\X4\X SO(IO1) (5X1**X**5X1**X**5X1**X**5X1 \$X1 X5X1X5X1X5X1X5X1X5X1 WP#(IO2) (6X2X6X2X6X2X6X2 HOLD#(IO3) A23-16 A15-8 A7-0 M7-0 Dummy MID DID MID DID MID DID

Figure 29. Read Manufacture ID/ Device ID Quad I/O Seguence Diagram

7.25. Read Identification (RDID) (9FH)

The Read Identification (RDID) command allows the 8-bit manufacturer identification to be read, followed by two bytes of device identification. The device identification indicates the memory type in the first byte, and the memory capacity of the device in the second byte. Any Read Identification (RDID) command while an Erase or Program cycle is in progress, is not decoded, and has no effect on the cycle that is in progress. The Read Identification (RDID) command should not be issued while the device is in Deep Power-Down Mode.

The device is first selected by driving CS# to low. Then, the 8-bit command code for the command is shifted in. This is followed by the 24-bit device identification, stored in the memory, being shifted out on Serial Data Output, each bit being shifted out during the falling edge of Serial Clock. The command sequence is shown in Figure 30. The Read Identification (RDID) command is terminated by driving CS# to high at any time during data output. When CS# is driven high, the device is put in the Standby Mode. Once in the Standby Mode, the device waits to be selected, so that it can receive, decode and execute commands.




Figure 30. Read Identification ID Sequence Diagram

7.26. Program/Erase Suspend (PES) (75H or B0H)

The Program/Erase Suspend command "75H or B0H", allows the system to interrupt a page program or sector/block erase operation and then read data from any other sector or block. The Write Status Register



command (01H) and Erase or Program Security Registers (44H, 42H) and Erase commands (20H, 52H, D8H, C7H, 60H) and Page Program command are not allowed during Program/Erase suspend. Program/Erase Suspend is valid only during the page program or sector/block erase operation. A maximum of time of "t_{SUS}" (See AC Characteristics) is required to suspend the program/erase operation.

The Program/Erase Suspend command will be accepted by the device only if the SUS bit in the Status Register equal to 0 and WIP bit equal to 1 while a Page Program or a Sector or Block Erase operation is on-going. If the SUS bit equal to 1 or WIP bit equal to 0, the Suspend command will be ignored by the device. The WIP bit will be cleared from 1 to 0 within "t_{SUS}" and the SUS bit will be set from 0 to 1 immediately after Program/Erase Suspend. A power-off during the suspend period will reset the device and release the suspend state. The command sequence is show in Figure31.




Figure 31. Program/Erase Suspend Sequence Diagram

7.27. Program/Erase Resume (PER) (7AH or 30H)

The Program/Erase Resume command must be written to resume the program or sector/block erase operation after a Program/Erase Suspend command. The Program/Erase command will be accepted by the device only if the SUS bit equal to 1 and the WIP bit equal to 0. After issued the SUS bit in the status register will be cleared from 1 to 0 immediately, the WIP bit will be set from 0 to 1 within 200ns and the Sector or Block will complete the erase operation or the page will complete the program operation. The Program/Erase Resume command will be ignored unless a Program/Erase Suspend is active. The command sequence is show in Figure 32.




Figure 32. Program/Erase Resume Sequence Diagram

7.28. Erase Security Registers (44H)

The FT25H08 provides four 256-byte Security Registers which can be erased all at once but able to program individually. These registers may be used by the system manufacturers to store security and other important information separately from the main memory array.

The Erase Security Registers command is similar to Sector/Block Erase command. A Write Enable



(WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit.

The Erase Security Registers command sequence: CS# goes low→sending Erase Security Registers command→CS# goes high. The command sequence is shown in Figure33. CS# must be driven high after the eighth bit of the command code has been latched in, otherwise the Erase Security Registers command is not executed. As soon as CS# is driven high, the self-timed Erase Security Registers cycle (whose duration is t_{SE}) is initiated. While the Erase Security Registers cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Erase Security Registers cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. The Security Registers Lock Bit (LB) in the Status Register can be used to OTP protect the security registers. Once the LB bit is set to 1, the Security Registers will be permanently locked; the Erase Security Registers command will be ignored.

Address	A23-A16	A15-A10	A9-A0
Security Registers	00000000	000000	Don't Care

CS#

O 1 2 3 4 5 6 7 8 9 10 11 24 25 26 27 28 29 30 31

SCLK

Command

Command

24-bit address(A23:A0)

SI

44H

Command

Figure 33. Erase Security Registers command Sequence Diagram

7.29. Program Security Registers (42H)

The Program Security Registers command is similar to the Page Program command. It allows from 1 to 256 bytes Security Registers data to be programmed. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Program Security Registers command. The Program Security Registers command is entered by driving CS# Low, followed by the command code (42H), three address bytes and at least one data byte on SI. As soon as CS# is driven high, the self-timed Program Security Registers cycle (whose duration is t_{PP}) is initiated. While the Program Security Registers cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Program Security Registers cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

If the Security Registers Lock Bit (LB) is set to 1, the Security Registers will be permanently locked. Program Security Registers command will be ignored.

Address	A23-A16	A15-A8	A7-A0
Security Registers 0	00H	00H	Byte Address
Security Registers 1	00H	01H	Byte Address
Security Registers 2	00H	02H	Byte Address
Security Registers 3	00H	03H	Byte Address






Figure 34. Program Security Registers command Sequence Diagram

7.30. Read Security Registers (48H)

The Read Security Registers command is similar to Fast Read command. The command is followed by a 3-byte address (A23-A0) and a dummy byte, each bit being latched-in during the rising edge of SCLK. Then the memory content, at that address, is shifted out on SO, each bit being shifted out, at a Max frequency f_C, during the falling edge of SCLK. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out. Once the A9-A0 address reaches the last byte of the register (Byte 3FFH), it will reset to 000H, the command is completed by driving CS# high.

Address	A23-A16	A15-A10	A9-A0
Security Registers	00000000	000000	Address

CS#

SCLK

O 1 2 3 4 5 6 7 8 9 10 11 24 25 26 27 28 29 30 31

SCLK

Command

Command

24-bit address(A23:A0)

SI

High-Z

CS#

-
CS#

-
Dummy Byte

Dummy Byte

Data Out1

Data Out2

Data Out3

Figure 35. Read Security Registers command Sequence Diagram

7.31. Enable Reset (66H) and Reset (99H)

SO

If the Reset command is accepted, any on-going internal operation will be terminated and the device will return to its default power-on state and lose all the current volatile settings, such as Volatile Status Register bits, Write Enable Latch status (WEL), Program/Erase Suspend status, Read Parameter setting



(P7-P0), Continuous Read Mode bit setting (M7- M0) and Wrap Bit Setting (W6-W4).

The "Reset (99H)" command sequence as follow: CS# goes low \rightarrow Sending Enable Reset command \rightarrow CS# goes high \rightarrow CS# goes low \rightarrow Sending Reset command \rightarrow CS# goes high. Once the Reset command is accepted by the device, the device will take approximately t_{RST_R} to reset. During this period, no command will be accepted. Data corruption may happen if there is an on-going or suspended internal Erase or Program operation when Reset command sequence is accepted by the device. It is recommended to check the BUSY bit and the SUS bit in Status Register before issuing the Reset command sequence.




Figure 36. Enable Reset and Reset command Sequence Diagram

7.32. Read Serial Flash Discoverable Parameter (5AH)

The Serial Flash Discoverable Parameter (SFDP) standard provides a consistent method of describing the functional and feature capabilities of serial flash devices in a standard set of internal parameter tables. These parameter tables can be interrogated by host system software to enable adjustments needed to accommodate divergent features from multiple vendors. The concept is similar to the one found in the Introduction of JEDEC Standard, JESD68 on CFI. SFDP is a standard of JEDEC Standard No.216.




Figure 37. Read Serial Flash Discoverable Parameter command Sequence Diagram



FT-series SPI NOR FT25H08

Table 3. Signature and Parameter Identification Data Values

Description	Comment	Add(H) (Byte)	DW Add (Bit)	Data	Data
SFDP Signature		00H	07:00	53H	53H
		01H	15:08	46H	46H
	Fixed:50444653H	02H	23:16	44H	44H
		03H	31:24	50H	50H
SFDP Minor Revision Number	Start from 00H	04H	07:00	00H	00H
SFDP Major Revision Number	Start from 01H	05H	15:08	01H	01H
Number of Parameters Headers	Start from 00H	06H	23:16	01H	01H
Unused	Contains 0xFFH and can never be changed	07H	31:24	FFH	FFH
ID number (JEDEC)	00H: It indicates a JEDEC specified header	08H	07:00	00H	00H
Parameter Table Minor Revision Number	Start from 0x00H	09H	15:08	00H	00H
Parameter Table Major Revision Number	Start from 0x01H	0AH	23:16	01H	01H
Parameter Table Length	How many DWORDs in the	0BH	31:24	09H	09H
(in double word)	Parameter table	0211	01.21	0011	0011
	First address of JEDEC Flash Parameter table	0CH	07:00	30H	30H
Parameter Table Pointer (PTP)		0DH	15:08	00H	00H
		0EH	23:16	00H	00H
Unused	Contains 0xFFH and can never be changed	0FH	31:24	FFH	FFH
ID Number (Manufacturer ID)	It is indicates manufacturer ID	10H	07:00	0EH	0EH
Parameter Table Minor Revision Number	Start from 0x00H	11H	15:08	00H	00H
Parameter Table Major Revision Number	Start from 0x01H	12H	23:16	01H	01H
Parameter Table Length	How many DWORDs in the	4211	04:04	USH	0211
(in double word)	Parameter table	13H	31:24	03H	03H
Parameter Table Pointer (PTP)	First address of FT-series Flash	14H	07:00	60H	60H
	Parameter table	15H	15:08	00H	00H
	. a.amoto. table	16H	23:16	00H	00H
Unused	Contains 0xFFH and can never be changed	17H	31:24	FFH	FFH







Table 4. Parameter Table (0): JEDEC Flash Parameter Tables

	arameter rable (0). JEDEC Flash				
Description	Comment	Add(H) (Byte)	DW Add (Bit)	Data	Data
	00: Reserved; 01: 4KB erase;				
Block/Sector Erase Size	10: Reserved;		01:00	01b	
	11: not support 4KB erase				
Write Granularity	0: 1Byte, 1: 64Byte or larger		02	1b	
Write Enable Instruction	0: Nonvolatile status bit		02	10	
Requested for Writing to Volatile	1: Volatile status bit		03	0b	
Status Registers	(BP status register bit)		03	OD	
Status (Vegisters	0: Use 50H Opcode,	30H			E5H
	•				
Write Enable Opcode Select for	1: Use 06H Opcode,		0.4	O.I.	
Writing to Volatile Status Registers	Note:If target flash status register is		04	0b	
	Nonvolatile, then bits 3 and 4 must				
	be set to 00b.	-			
Unused	Contains 111b and can never be		07:05	111b	
	changed				
4KB Erase Opcode		31H	15:08	20H	20H
(1-1-2) Fast Read	0=Not support, 1=Support		16	1b	
Address Bytes Number used in	00: 3Byte only, 01: 3 or 4Byte,		18:17	00b	
addressing flash array	10: 4Byte only, 11: Reserved				
Double Transfer Rate (DTR)	O Net concert 4 Concert		10	0b	
clocking	0=Not support, 1=Support	32H	19		F1H
(1-2-2) Fast Read	0=Not support, 1=Support		20	1b	
(1-4-4) Fast Read	0=Not support, 1=Support		21	1b	
(1-1-4) Fast Read	0=Not support, 1=Support	-	22	1b	
Unused			23	1b	
Unused		33H	31:24	FFH	FFH
Flash Memory Density		37H:34H	31:00	007FF	FFFH
(1-4-4) Fast Read Number of	0 0000b: Wait states (Dummy				
Wait states	Clocks) not support		04:00	00100b	
(1-4-4) Fast Read Number of		38H			44H
Mode Bits	000b:Mode Bits not support		07:05	010b	
(1-4-4) Fast Read Opcode		39H	15:08	EBH	EBH
(1-1-4) Fast Read Number of	0 0000b: Wait states (Dummy				
Wait states	Clocks) not support		20:16	01000b	
(1-1-4) Fast Read Number of		3AH			H80
Mode Bits	000b:Mode Bits not support		23:21	000b	
(1-1-4) Fast Read Opcode		3BH	31:24	6BH	6BH
· · · · · · · · · · · · · · · · · · ·				I.	



Description	Comment	Add(H) (Byte)	DW Add (Bit)	Data	Data
(1-1-2) Fast Read Number of Wait states	0 0000b: Wait states (Dummy Clocks) not support	2011	04:00	01000b	0011
(1-1-2) Fast Read Number of Mode Bits	000b: Mode Bits not support	3CH	07:05	000b	08H
(1-1-2) Fast Read Opcode		3DH	15:08	3BH	3BH
(1-2-2) Fast Read Number of Wait					
states		0511	20:16	00010b	4011
(1-2-2) Fast Read Number of Mode Bits		3EH	23:21	010b	42H
(1-2-2) Fast Read Opcode		3FH	31:24	BBH	BBH
(2-2-2) Fast Read	0=not support 1=support		00	0b	
Unused		4011	03:01	111b	
(4-4-4) Fast Read	0=not support 1=support	40H	04	0b	EEH
Unused			07:05	111b	
Unused		43H:41H	31:08	0xFFH	0xFFH
Unused		45H:44H	15:00	0xFFH	0xFFH
(2-2-2) Fast Read Number of Wait states	0 0000b: Wait states (Dummy Clocks) not support		20:16	00000b	
(2-2-2) Fast Read Number of Mode Bits	000b: Mode Bits not support	46H	23:21	000b	00H
(2-2-2) Fast Read Opcode		47H	31:24	FFH	FFH
Unused		49H:48H	15:00	0xFFH	0xFFH
(4-4-4) Fast Read Number of Wait states	0 0000b: Wait states (Dummy Clocks) not support	4AH	20:16	00000b	00H
(4-4-4) Fast Read Number of Mode Bits	000b: Mode Bits not support	-7/ U I	23:21	000b	0011
(4-4-4) Fast Read Opcode		4BH	31:24	FFH	FFH
Sector Type 1 Size	Sector/block size=2^N bytes 0x00b: this sector type don't exist	4CH	07:00	0CH	0CH
Sector Type 1 erase Opcode		4DH	15:08	20H	20H
Sector Type 2 Size	Sector/block size=2^N bytes 0x00b: this sector type don't exist	4EH	23:16	0FH	0FH
Sector Type 2 erase Opcode		4FH	31:24	52H	52H
Sector Type 3 Size	Sector/block size=2^N bytes 0x00b: this sector type don't exist	50H	07:00	10H	10H
Sector Type 3 erase Opcode		51H	15:08	D8H	D8H
Sector Type 4 Size	Sector/block size=2^N bytes 0x00b: this sector type don't exist	52H	23:16	00H	00H
Sector Type 4 erase Opcode		53H	31:24	FFH	FFH





Table 5. Parameter Table (1): FT series Flash Parameter Tables

Description	Comment	Add(H) (Byte)	DW Add (Bit)	Data	Data
Vcc Supply Maximum Voltage	2000H=2.000V 2700H=2.700V 3600H=3.600V	61H:60H	15:00	2000H	2000H
Vcc Supply Minimum Voltage	1650H=1.650V 2250H=2.250V 2300H=2.300V 2700H=2.700V	63H:62H	31:16	1650H	1650H
HW Reset# pin	0=not support 1=support		00	0b	
HW Hold# pin	0=not support 1=support		01	0b	
Deep Power Down Mode	0=not support 1=support		02	1b	
SW Reset	0=not support 1=support		03	0b	
SW Reset Opcode	Should be issue Reset Enable(66H) before Reset cmd	65H:64H	11:04	99H	7994H
Program Suspend/Resume	0=not support 1=support		12	1b	
Erase Suspend/Resume	0=not support 1=support		13	1b	
Unused			14	1b	
Wrap-Around Read mode	0=not support 1=support		15	0b	
Wrap-Around Read mode Opcode		66H	23:16	FFH	FFH
Wrap-Around Read data length	08H:support 8B wrap-around read 16H:8B&16B 32H:8B&16B&32B 64H:8B&16B&32B&64B	67H	31:24	64H	64H
Individual block lock	0=not support 1=support		00	0b	
Individual block lock bit (Volatile/Nonvolatile)	0=Volatile 1=Nonvolatile		01	0b	
Individual block lock Opcode			09:02	FFH	
Individual block lock Volatile protect bit default protect status	0=protect 1=unprotect	6BH:68H	10	0b	E3FCH
Secured OTP	0=not support 1=support		11	0b	
Read Lock	0=not support 1=support		12	0b	
Permanent Lock	0=not support 1=support		13	1b	
Unused]	15:14	11b	
Unused			31:16	FFFFH	FFFFH



8. ELECTRICAL CHARACTERISTICS

8.1. Power-on Timing




Table6. Power-Up Timing and Write Inhibit Threshold

Symbol	Parameter	Min	Max	Unit
t _{VSL}	VCC(min) To CS# Low	10		us
t _{PUW}	Time Delay Before Write Instruction	1	10	ms
V _{WI}	Write Inhibit Voltage	1	1.4	V

8.2. Initial Delivery State

The device is delivered with the memory array erased: all bits are set to 1(each byte contains FFH). The Status Register contains 00H (all Status Register bits are 0).

8.3. Data Retention and Endurance

Parameter	Typical	Unit
Minimum Pattern Data Retention Time	20	Years
Erase/Program Endurance	100K	Cycles

8.4. Latch up Characteristics

Parameter	Min	Max
Input Voltage Respect To VSS On I/O Pins	-1.0V	VCC+1.0V
VCC Current	-100mA	100mA




8.5. Absolute Maximum Ratings

Parameter	Value	Unit
Ambient Operating Temperature	-40 to 85	$^{\circ}$
Storage Temperature	-65 to 150	$^{\circ}$
Output Short Circuit Current	200	mA
Applied Input/Output Voltage	-0.5 to 4.0	V
VCC	-0.5 to 4.0	V


8.6. Capacitance Measurement Condition

Symbol	Parameter	Min	Тур	Max	Unit	Conditions
C _{IN}	Input Capacitance			6	pF	VIN=0V
C _{OUT}	Output Capacitance			8	pF	VOUT=0V
C _L	Load Capacitance		30		pF	
	Input Rise And Fall time			5	ns	
	Input Pulse Voltage	0.1VCC to 0.8VCC		V		
	Input Timing Reference Voltage	0.2VCC to 0.7VCC		V		
	Output Timing Reference Voltage	0.5VCC		V		

Figure 38. Input Test Waveform and Measurement Level Maximum Negative Overshoot Waveform



Maximum Positive Overshoot Waveform





8.7. DC Characteristics

 $(T=-40^{\circ}C \sim 85^{\circ}C, VCC=1.65\sim 2.00V)$

Symbol	Parameter	Test Condition	Min.	Тур	Max.	Unit
I _{LI}	Input Leakage Current				±2	μΑ
I _{LO}	Output Leakage Current				±2	μA
1	Standby Current	CS#=VCC		12	20	
I _{CC1}	Standby Current	VIN=VCC or VSS		12	20	μA
I _{CC2}	Deep Power-Down Current	CS#=VCC		0.03	0.05	μA
1002	Beep i ower bown ounent	VIN=VCC or VSS		0.00	0.00	μ/ \
		CLK=0.1VCC/0.9VCC at		15	20	mA
		120MHz, Q=Open(*1 I/O)		10	20	1117 \
		CLK=0.1VCC/0.9VCC at				
I _{CC3}	Operating Current(Read)	80MHz, Q=Open(*1,*2,*4		13	18	mA
		I/O)				
		CLK=0.1VCC/0.9VCC at		5	7	mA
		50MHZ,Q=Open(*1 I/O)		J	,	111/4
I_{CC4}	Operating Current(PP)	CS#=VCC			10	mA
I _{CC5}	Operating Current(WRSR)	CS#=VCC			10	mA
I _{CC6}	Operating Current(SE)	CS#=VCC			10	mA
I _{CC7}	Operating Current(BE)	CS#=VCC			10	mA
VIL	Input Low Voltage		-0.5		0.2VCC	V
V _{IH}	Input High Voltage		0.7VCC		VCC+0.4	V
V _{OL}	Output Low Voltage	IOL=1.6mA			0.4	V
V _{OH}	Output High Voltage	IOH=-100uA	VCC-0.2			V



8.8. AC Characteristics

 $(\text{T=-40\,^{\circ}\!C}\,\text{-85\,^{\circ}\!C},\text{VCC=1.65\,^{\sim}\!2.00V},\ \ C_{\text{L}}\text{=30pF})$

Symbol	Parameter	Min.	Тур	Max.	Unit
ı	Serial Clock Frequency For:Fast Read(0BH),	DC		400	NAL I-
f _C	Dual Output(3BH)	DC		120	MHz
f	Serial Clock Frequency For:Dual I/O(BBH),	DC	90	120	MUz
f _{C1}	Quad I/O(EBH),Quad Output(6BH)	DC	80	120	MHz
4	Serial Clock Frequency For: Read(03H); Read ID (9FH),	DC		90	MHz
f _R	(90H)	DC		80	IVITIZ
t _{CLH}	Serial Clock High Time	4			ns
t _{CLL}	Serial Clock Low Time	4			ns
t _{CLCH}	Serial Clock Rise Time(Slew Rate)	0.2			V/ns
t _{CHCL}	Serial Clock Fall Time(Slew Rate)	0.2			V/ns
tslch	CS# Active Setup Time	5			ns
t _{CHSH}	CS# Active Hold Time	5			ns
t _{SHCH}	CS# Not Active Setup Time	5			ns
t _{CHSL}	CS# Not Active Hold Time	5			ns
t _{SHSL}	CS# High Time (read/write)	20			ns
t _{SHQZ}	Output Disable Time			6	ns
t _{CLQX}	Output Hold Time	1			ns
t _{DVCH}	Data In Setup Time	2			ns
t _{CHDX}	Data In Hold Time	2			ns
t _{HLCH}	Hold# Low Setup Time(relative to Clock)	5			ns
t _{HHCH}	Hold# High Setup Time(relative to Clock)	5			ns
t _{CHHL}	Hold# High Hold Time(relative to Clock)	5			ns
t _{CHHH}	Hold# Low Hold Time(relative to Clock)	5			ns
t _{HLQZ}	Hold# Low To High-Z Output			6	ns
t _{HHQX}	Hold# Low To Low-Z Output			6	ns
t _{CLQV}	Clock Low To Output Valid			6.5	ns
t _{WHSL}	Write Protect Setup Time Before CS# Low	20			ns
t _{SHWL}	Write Protect Hold Time After CS# High	100			ns
t _{DP}	CS# High To Deep Power-Down Mode			0.1	us
	CS# High To Standby Mode Without Electronic			00	
t _{RES1}	Signature Read			20	us
	CS# High To Standby Mode With Electronic Signature			20	
t _{RES2}	Read			20	us
t _{SUS}	CS# High To Next Command After Suspend			20	us
t _{RST_R}	CS# High To Next Command After Reset (from read)			20	us
4	CS# High To Next Command After Reset (from			20	110
t _{RST_P}	program)			20	us
t _{RST_E}	CS# High To Next Command After Reset (from erase)			12	ms
t _W	Write Status Register Cycle Time		60	150	ms
t _{PP}	Page Programming Time		0.4	0.7	ms



t _{SE}	Sector Erase Time	60	300	ms
t _{BE}	Block Erase Time(32K Bytes/64K Bytes)	0.15/0.25	0.3/0.5	s
t _{CE}	Chip Erase Time	2.5	5	s

Figure 39. Serial Input Timing




Figure 40. Output Timing






Figure 41. Hold Timing





9. ORDERING INFORMATION




NOTE:

1. Standard bulk shipment is in Tube. Any alternation of packing method (for Tape, Reel and Tray etc.), please advise in advance.



10. PACKAGE INFORMATION


10.1. Package SOP8 150MIL





Cumbal	Dimensions I	n Millimeters	Dimension	s In Inches
Symbol	Min	Max	Min	Max
Α	1.350	1.750	0.053	0.069
A1	0.100	0.250	0.004	0.010
A2	1.350	1.550	0.053	0.061
b	0.330	0.510	0.013	0.020
С	0.170	0.250	0.006	0.010
D	4.700	5.100	0.185	0.200
Е	3.800	4.000	0.150	0.157
E1	5.800	6.200	0.228	0.244
е	1.270	(BSC)	0.050 (BSC)	
Ĺ	0.400	1.270	0.016	0.050
θ	0°	8°	0°	8°



10.2. Package SOP8 208MIL








Symbol	Dimensions In Millimeters		Dimensions In Inches		
	Min	Max	Min	Max	
Α		2.150		0.085	
A1	0.050	0.250	0.002	0.010	
A2	1.700	1.900	0.067	0.075	
b	0.350	0.500	0.014	0.020	
С	0.100	0.250	0.004	0.010	
D	5.130	5.330	0.202	0.210	
Е	7.700	8.100	0.303	0.319	
E1	5.180	5.380	0.204	0.212	
е	1.270 (BSC)		0.050 (BSC)		
Ĺ	0.500	0.850	0.020	0.033	
θ	0°	8°	0°	8°	




10.3. Package DIP8 300MIL



Symbol	Dimensions In Millimeters		Dimensions In Inches		
	Min	Max	Min	Max	
А	3.710	4.310	0.146	0.170	
A1	0.510		0.020		
A2	3.200	3.600	0.126	0.142	
В	0.380	0.570	0.015	0.022	
B1	1.524 (BSC)		0.060 (BSC)		
С	0.204	0.360	0.008	0.014	
D	9.000	9.400	0.354	0.370	
Е	6.200	6.600	0.244	0.260	
E1	7.320	7.920	0.288	0.312	
е	2.540 (BSC)		0.100 (BSC)		
L	3.000	3.600	0.118	0.142	
E2	8.400	9.000	0.331	0.354	




10.4. Package VSOP8 208MIL





Symbol	Dimensions In Millimeters		Dimensions In Inches		
	Min	Max	Min	Max	
А		1.000		0.039	
A1	0.050	0.150	0.002	0.006	
A2	0.750	0.850	0.030	0.033	
b	0.350	0.480	0.014	0.019	
С	0.127 (REF)		0.005 (REF)		
D	5.180	5.380	0.204	0.212	
Е	7.700	8.100	0.303	0.319	
E1	5.180	5.380	0.204	0.212	
е					
L	0.500	0.800	0.020	0.031	
У		0.100		0.004	
θ	0°	8°	0°	8°	



10.5. Package TSSOP8 173MIL








Symbol	Dimensions In Millimeters		Dimensions In Inches		
	Min	Max	Min	Max	
D	2.900	3.100	0.114	0.122	
E	4.300	4.500	0.169	0.177	
b	0.190	0.300	0.007	0.012	
С	0.090	0.200	0.004	0.008	
E1	6.250	6.550	0.246	0.258	
Α		1.200		0.047	
A2	0.800	1.000	0.031	0.039	
A1	0.050	0.150	0.002	0.006	
е	0.65	0.65 (BSC)		0.026 (BSC)	
L	0.500	0.700	0.020	0.028	
Н	0.25	0.25 (TYP)		(TYP)	
θ	1°	7°	1°	7°	



10.6. Package UDFN8



Symbol	Dimensions In Millimeters		Dimensions In Inches		
	Min	Max	Min	Max	
Α	0.450	0.550	0.017	0.021	
A1	0.000	0.050	0.000	0.002	
b	0.180	0.300	0.007	0.039	
b1	0.16	0.160REF		0.006REF	
С	0.100	0.200	0.004	0.008	
D	1.900	2.100	0.075	0.083	
D2	1.400	1.600	0.055	0.062	
е	0.500BSC		0.020BSC		
Nd	1.500BSC		0.059BSC		
Е	2.900	3.100	0.114	0.122	
E2	1.500	1.700	0.059	0.067	
L	0.300	0.500	0.012	0.020	
h	0.200	0.300	0.066	0.12	



11. REVISION HISTORY

Version No	Description	Date
Preliminary 0.8	Initial version	10.16.2017
Preliminary 0.9	FMD NOR Flash was acquired by XTX effective Dec-1-2017	12.01.2017
Preliminary 1.0	1.0 Revise endurance cycling & data retention parameter & footer format; Include additional command 38H/B0H/30H/92H/94H	
Preliminary 1.1	Revise to change MID typo error correction	Jan-19-2018
Preliminary 1.2	Revise ordering information and correct read ID "9F" timing diagram	Mar-21-2018
Preliminary 1.3	Revise sector erase max time from 150mS to 300mS	May-24-2018
1.4	Revise to add DFN8/UDFN8 package type & connection diagram and correct 44H command description, improve format, menu/bookmark capability and add UID & SFDP features support, change FMD to FT-series.	Aug-09-2018
1.5	Revise add (90H) to FR serial clock parameter at page #43	Aug-31-2018
1.6	Revise to correct VCC typo error for 3V at page #4	Nov-07-2018



XTX Technology (Shenzhen) Limited

深圳龙岗区龙岗大道8288号大运软件小镇10栋1楼

10# Building, E-Town, 8288# Long Gang Avenue, Long Gang District, Shenzhen, China

Tel: (86 755) 28229862

Fax: (86 755) 28229847

Web Site: http://www.xtxtech.com/

Technical Contact: fae@xtxtech.com

^{*} Information furnished is believed to be accurate and reliable. However, XTX Technology Limited assumes no responsibility for the consequences of use of such information or for any infringement of patents of other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent rights of XTX Technology Limited. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. XTX Technology Limited products are not authorized for use as critical components in life support devices or systems without express written approval of XTX Technology Limited. The XTX logo is a registered trademark of XTX Technology Limited. All other names are the property of their respective own.