

June 2001 Revised June 2001

FSTU162211

24-Bit Bus Switch with -2V Undershoot Protection and 25 Ω Series Resistors in Outputs (Preliminary)

General Description

The Fairchild Switch FSTU162211 provides 24-bits of highspeed CMOS TTL-compatible bus switching. The low On Resistance of the switch allows inputs to be connected to outputs without adding propagation delay or generating additional ground bounce noise.

The device is organized as a 12-bit or 24-bit bus switch. When \overline{OE}_1 is LOW, the switch is ON and Port 1A is connected to Port 1B. When \overline{OE}_2 is LOW, Port 2A is connected to Port 2B. The A and B Ports are protected against undershoot to support an extended range to 2.0V below ground. Fairchild's integrated Undershoot Hardened Circuit (UHCTM) senses undershoot at the I/O and responds by preventing voltage differentials from developing and turning the switch on.

The FSTU162211 has equivalent 25Ω series resistors to reduce signal-reflection noise, eliminating the need for external terminating resistors.

Features


- Undershoot hardened to -2V (A and B Ports)
- Slower output enable times to prevent signal disruption
- 25 Ω switch connection between two ports
- Minimal propagation delay through the switch
- Low I_{CC}
- Zero bounce in flow-through mode
- Control inputs compatible with TTL level
- See Applications Note AN-5008 for details


Ordering Code:

	Order Number	Package Number	Package Description			
	FSTU162211MTD	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide			
ı	Devices also available in Tane and Reel. Specify by appending the suffix letter "Y" to the ordering code					


UHC™ is a trademark of Fairchild Semiconductor Corporation.

Logic Diagram





Connection Diagram



Truth Table

1							
Inp	uts	Inputs/Outputs					
OE ₁	OE ₂	1A, 1B	2A, 2B				
L	L	1A = 1B	2A = 2B				
L	L H		Z				
Н	L	Z	2A = 2B				
Н	Н	Z	Z				

Pin Descriptions

Pin Name	Description		
\overline{OE}_1 , \overline{OE}_2	Bus Switch Enables		
1A, 2A	Bus A		
1B, 2B	Bus B		
NC	No Connect		

Absolute Maximum Ratings(Note 1)

DC Input Control

 $\begin{array}{llll} \mbox{Pin Voltage (V_{IN}) (Note 3)} & -0.5 \mbox{V to } +7.0 \mbox{V} \\ \mbox{DC Input Diode Current (I_{IK}) V_{IN} < 0V} & -50 \mbox{ mA} \\ \mbox{DC Output Current (I_{OUT})} & 128 \mbox{ mA} \\ \mbox{DC V}_{CC}/\mbox{GND Current (I}_{CC}/\mbox{I}_{GND})} & +/- \mbox{100 mA} \\ \mbox{Storage Temperature Range (T_{STG})} & -65 \mbox{^{\circ}C to } +150 \mbox{^{\circ}C} \\ \end{array}$

Recommended Operating Conditions (Note 4)

 $\begin{array}{ll} \mbox{Power Supply Operating (V_{CC})} & 4.0\mbox{V to } 5.5\mbox{V} \\ \mbox{Input Voltage (V_{IN})} & 0\mbox{V to } 5.5\mbox{V} \\ \mbox{Output Voltage (V_{OUT})} & 0\mbox{V to } 5.5\mbox{V} \\ \end{array}$

Input Rise and Fall Time (t_r, t_f)

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: V_S is the voltage observed/applied at either the A or B Ports across the switch.

Note 3: The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

Note 4: Unused control inputs must be held HIGH or LOW. They may not float

DC Electrical Characteristics

	Parameter	v _{cc}	$T_A = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C}$				
Symbol		(V)	Min	Typ (Note 5)	Max	Units	Conditions
V _{IK}	Clamp Diode Voltage	4.5			-1.2	V	$I_{IN} = -18 \text{ mA}$
V _{IH}	HIGH Level Input Voltage	4.0-5.5	2.0			V	
V _{IL}	LOW Level Input Voltage	4.0-5.5			0.8	V	
I ₁	Input Leakage Current	5.5			±1.0	μΑ	$0 \le V_{IN} \le 5.5V$
		0			10	μΑ	V _{IN} = 5.5V
I _{OZ}	OFF-STATE Leakage Current	5.5			±1.0	μΑ	$0 \le A, B \le V_{CC}$
R _{ON}	Switch On Resistance	4.5	20	26	38	Ω	$V_{IN} = 0V$, $I_{IN} = 64$ mA
	(Note 6)	4.5	20	27	40	Ω	$V_{IN} = 0V$, $I_{IN} = 30$ mA
		4.5	20	28	48	Ω	$V_{IN} = 2.4V$, $I_{IN} = 15 \text{ mA}$
		4.0	20	30	48	Ω	$V_{IN} = 2.4V$, $I_{IN} = 15 \text{ mA}$
I _{CC}	Quiescent Supply Current	5.5			3	μΑ	$V_{IN} = V_{CC}$ or GND, $I_{OUT} = 0$
Δ I _{CC}	Increase in I _{CC} per Input	5.5			2.5	mA	One Input at 3.4V
							Other Inputs at V _{CC} or GND
V _{IKU}	Voltage Undershoot	5.5			-2.0	V	$0.0 \text{ mA} \ge I_{IN} \ge -50 \text{ mA}$
							$\overline{OE}_{1,2} = 5.5v$

Note 5: Typical values are at $V_{CC} = 5.0V$ and $T_A = +25^{\circ}C$

Note 6: Measured by the voltage drop between A and B pins at the indicated current through the switch. On Resistance is determined by the lower of the voltages on the two (A or B) pins.

AC Electrical Characteristics

Symbol	Parameter		$T_A = -40$ °C to +85 °C, $C_L = 50$ pF, RU = RD = 500Ω			Units	Conditions	Figure
Symbol		$V_{CC}=4$	$V_{CC} = 4.5 - 5.5V$		$V_{CC} = 4.0V$			Number
		Min	Max	Min	Max			
t _{PHL} , t _{PLH}	Propagation Delay Bus to Bus (Note 7)		1.25		1.25	ns	V _I = OPEN	Figures 2,
t _{PZH} , t _{PZL}	Output Enable Time	1.5	6.0		6.5	ns	$V_I = 7V$ for t_{PZL} $V_I = OPEN$ for t_{PZH}	Figures 2,
t _{PHZ} , t _{PLZ}	Output Disable Time	1.5	7.0		7.2	ns	$V_I = 7V$ for t_{PLZ} $V_I = OPEN$ for t_{PHZ}	Figures 2,

Note 7: This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On Resistance of the switch and the 50pF load capacitance, when driven by an ideal voltage source (zero output impedance).

Capacitance (Note 8)

Symbol	Parameter	Тур	Max	Units	Conditions
C _{IN}	Control Pin Input Capacitance	3		pF	V _{CC} = 5.0V
C _{I/O}	Input/Output Capacitance	6		pF	V_{CC} , $\overline{OE} = 5.0V$

Note 8: T_A = +25°C, f = 1 MHz, Capacitance is characterized but not tested.

Undershoot Characteristic

Symbol	Parameter	Min	Тур	Max	Units	Conditions
V _{OUTU}	Output Voltage During Undershoot	2.5	V _{OH} – 0.3		V	

Note 9: This test is intended to characterize the device's protective capabilities by maintaining output signal integrity during an input transient voltage undershoot event.





FIGURE 1.


Device Test Conditions

Parameter	Value	Units
V _{IN}	see Waveform	V
$R_1 = R_2$	100K	Ω
V_{TRI}	11.0	V
Vcc	5.5	V

Transient Input Voltage (V_{IN}) Waveform



AC Loading and Waveforms



Note: Input driven by 50 Ω source terminated in 50 Ω Note: C_L includes load and stray capacitance Note: Input PRR = 1.0 MHz, t_W = 500 ns

FIGURE 2. AC Test Circuit





FIGURE 3. AC Waveforms



Technology Description

The Fairchild Switch family derives from and embodies Fairchild's proven switch technology used for several years in its 74LVX3L384 (FST3384) bus switch product.

56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD56

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com