

January 2014

FSQ510 / FSQ510MX Green Mode Fairchild Power Switch (FPS[™]) for Valley Switching Converter – *Low EMI and High Efficiency*

Features

- Uses an LDMOS Integrated Power Switch
- Optimized for Valley Switching Converter (VSC)
- Low EMI through Variable Frequency Control and Inherent Frequency Modulation
- High Efficiency through Minimum Drain Voltage Switching
- Extended Valley Switching for Wide Load Ranges
- Small Frequency Variation for Wide Load Ranges
- Advanced Burst-Mode Operation for Low Standby Power Consumption
- Pulse-by-Pulse Current Limit
- Protection Functions: Overload Protection (OLP), Internal Thermal Shutdown (TSD) with Hysteresis
- Under-Voltage Lockout (UVLO) with Hysteresis
- Internal Startup Circuit
- Internal High-Voltage SenseFET: 700 V
- Built-in Soft-Start: 5 ms

Applications

 Auxiliary P ower S upplies for LCD TV, LCD Monitor, Personal Computer, and White Goods

Description

A Valley Switching Converter (VSC) generally shows lower EMI and higher power conversion efficiency than a conventional hard-switched converter with a fixed switching frequency. The FSQ510 is an i ntegrated Valley Switching Pulse Width Modulation (VS-PWM) controller and SenseFET specifically designed for offline Switch-Mode Power Supplies (SMPS) for valley switching with m inimal external c omponents. The VS-PWM controller includes an integrated oscillator, undervoltage lockout (UVLO), leading-edge blanking (LEB), optimized gate dr iver, i nternal s oft-start, t emperaturecompensated precise c urrent s ources f or I oop compensation, and self-protection circuitry.


Compared with discrete MOSFET and P WM controller solutions, th e FS Q510 can reduce total cost, component count, size and weight; while simultaneously increasing efficiency, productivity, and system reliability. This device provides a platform for cost-effective designs of a valley switching flyback converters.

Ordering Information

					Output Power Table ⁽¹⁾				/
Part Number Package	Current		R _{DS(ON)}	230 V _{AC} ± 15% ⁽²⁾		85-265 V _{AC}		Packing	
	Tuenage	Temperature	Limit	(Max.)	Adapter ⁽³⁾	Open Frame ⁽⁴⁾	Adapter ⁽³⁾	Open Frame ⁽⁴⁾	Method
FSQ510	7-DIP								Rail
FSQ510MX	7-MLSOP	-40 to +130°C	320 mA	32 Ω	5.5 W	9 W	4 W	6 W	Tape & Reel

For Fairchild's definition of "green" Eco Status, please visit: <u>http://www.fairchildsemi.com/company/green/rohs_green.html</u>. Notes:

- 1. The junction temperature can limit the maximum output power.
- 2. 230 V_{AC} or 100/115 V_{AC} with voltage doubler.
- 3. Typical continuous power with a Fairchild charger evaluation board described in this datasheet in a nonventilated, enclosed adapter housing, measured at 50°C ambient temperature.
- 4. Maximum practical continuous power for auxiliary power supplies in an openframe design at 50°C ambient temperature.



Pin Configuration




Figure 3. Pin Assignments

Pin Definitions

Pin #	Name	Description			
1, 2	GND	This pin is the control ground and the SenseFET source.			
3	V _{fb}	This pin is internally connected to the inverting input of the PWM comparator. The collector of an opto-coupler is typically tied to this pin. For stable operation, a capacitor should be placed between this pin and GND. If the voltage of this pin reaches 4.7 V, the overload protection triggers, which shuts down the FPS.			
4	Sync	his pin is internally connected to the sync-detect comparator for valley switching. In normal alley-switching operation, the threshold of the sync comparator is 0.7 V/0.1 V.			
5	Vcc	his pin is the positive supply input. This pin provides internal operating current for both startund steady-state operation.			
7	D	High-voltage power SenseFET drain connection.			
8	V _{str}	This pin is connected directly, or through a resistor, to the high-voltage DC link. At startup, the internal high-voltage current source supplies internal bias and charges the external capacitor connected to the V_{CC} pin. Once V_{CC} reaches 8.7 V, the internal current source is disabled.			

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Min.	Max.	Unit	
V _{STR}	V _{str} Pin Voltage			500	V
V _{DS}	Drain Pin Voltage			700	V
Vcc	Supply Voltage			20	V
V _{FB}	Feedback Voltage Range		-0.3	Internally Clamped ⁽⁵⁾	V
V _{Sync}	Sync Pin Voltage		-0.3	6.5	V
Pp	Total Dowar Dissipation	7-DIP		1.38	W
FD	Total Power Dissipation	7-MLSOP			vv
т	_ Maximum Junction Temperature			+150	
TJ	Recommended Operating Junction		-40	+140	°C
T _{STG}	Storage Temperature		-55	+150	°C

Notes:

5. V_{FB} is internally clamped at 6.5 V (I_{CLAMP MAX}<100 µA) which has a tolerance between 6.2 V and 7.2 V.

6. The maximum value of the recommended operating junction temperature is limited by thermal shutdown.

Thermal Impedance

T_A=25°C unless otherwise specified. Items are tested with the standards JESD 51-2 and 51-10 (DIP).

Symbol	Parameter	Value	Unit		
7-DIP, 7-MLS	OP				
θ _{JA}	Junction-to-Ambient Thermal Impedance ⁽⁷⁾	90	°C/W		
θ」	θ _{JC} Junction-to-Case Thermal Impedance ⁽⁸⁾ 13 °C/W				

Notes:

7. Free-standing with no heatsink; without copper clad; measurement condition - just before junction temperature T_J enters into TSD.

8. Measured on the DRAIN pin close to plastic interface.

Electrical Characteristics


 $T_{J}\!=\!25^{\circ}C$ unless otherwise specified.


Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
SenseFET	Section		•	•		
BV _{DSS}	Drain-Source Breakdown Voltage	V _{CC} =0 V, I _D =100 μA	700			V
I _{DSS}	Zero-Gate-Voltage Drain Current	V _{DS} =700 V			150	μA
5		T _J =25°C, I _D =180 mA		28	32	Ω
R _{DS(ON)}	Drain-Source On-State Resistance	T _J =100°C, I _D =180 mA		42	48	Ω
CISS	Input Capacitance ⁽⁹⁾	V _{GS} =11 V		96		pF
C _{OSS}	Output Capacitance ⁽⁹⁾	V _{DS} =40 V		28		pF
tr	Rise Time ⁽⁹⁾	V _{DS} =350 V, I _D =25 mA		100		ns
t _f	Fall Time ⁽⁹⁾	V _{DS} =350 V, I _D =25 mA		50		ns
Control Se	ction		1			
f _S	Initial Switching Frequency	V _{CC} =11 V, V _{FB} =5 V, V _{sync} =0 V	87.7	94.3	100.0	kHz
Δfs	Switching Frequency Variation ⁽⁹⁾	-25°C < T _J < 125°C		±5	±8	%
I _{FB}	Feedback Source Current	V _{CC} =11 V, V _{FB} =0 V	200	225	250	μA
t _B	Switching Blanking Time	V _{CC} =11 V, V _{FB} =1 V, V _{sync} Frequency Sweep	7.2	7.6	8.2	μs
tw	Valley Detection Window Time ⁽⁹⁾			3.0		μS
D _{MAX}	Maximum Duty Ratio	V _{CC} =11 V, V _{FB} =3 V	54	60	66	%
D _{MIN}	Minimum Duty Ratio	V _{CC} =11 V, V _{FB} =0 V			0	%
VSTART		V _{FB} =0 V, V _{CC} Sweep	8.0	8.7	9.4	V
VSTOP	UVLO Threshold Voltage	After Turn-on, V _{FB} =0 V	6.0	6.7	7.4	V
t _{S/S}	Internal Soft-Start Time	V _{STR} =40 V, V _{CC} Sweep	3	5	7	ms
Burst-Mode			-			
V _{BURH}		V _{CC} =11 V, V _{FB} Sweep	0.75	0.85	0.95	V
V _{BURL}	Burst-Mode Voltage		0.65	0.75	0.85	V
HYS				100		mV
Protection	Section					
ILIM	Peak Current Limit	di/dt=90 mA/µs	280	320	360	mA
V _{SD}	Shutdown Feedback Voltage	V _{DS} =40 V, V _{CC} =11 V, V _{FB} Sweep	4.2	4.7	5.2	V
IDELAY	Shutdown Delay Current	V _{CC} =11 V, V _{FB} =5 V	3.5	4.5	5.5	μA
t _{LEB}	Leading-Edge Blanking Time ⁽⁹⁾			360		ns
T _{SD}			130	140	150	°C
HYS	- Thermal Shutdown Temperature ⁽⁹⁾			60		°C
Synchrono	us Section					
V _{SH}		V _{CC} =11 V, V _{FB} =1 V	0.55	0.70	0.85	V
V _{SL}	- Synchronous Threshold Voltage	V _{CC} =11 V, V _{FB} =1 V	0.05	0.10	0.15	V
t _{Sync}	Synchronous Delay Time		180	200	220	ns
Total Devic				1		
I _{OP}	Operating Supply Current (Control Part Only)	V _{CC} =11 V, V _{FB} =5.5 V		0.8	1.0	mA
I _{CH}	Startup Charging Current	V _{CC} =V _{FB} =0 V,V _{STR} =40 V	1	1.0	1.2	mA
ICH						-

9. These parameters, although guaranteed, are not 100% tested in production.

Comparison between FSD210B and FSQ510

Function	FSD210B	FSQ510	Advantages of FSQ510		
Control Mode	Voltage Mode	Current Mode	Fast Response Easy-to-Design Control Loop		
Operation Method	Constant Frequency PWM	Valley Switching Operation	Turn-on at Minimum Drain Voltage High Efficiency and Low EMI		
EMI Reduction Method	Medulation Valley Switching		Frequency Variation Depending on the Ripple of DC Link Voltage High Efficiency and Low EMI		
Soft-Start	3 ms (Built-in)	5ms (Built-in)	Longer Soft-Start Time		
Protection	TSD	TSD with Hysteresis	Enhanced Thermal Shutdown Protection		
Power Balance	Long T _{CLD}	Short T _{CLD}	Small Difference of Input Power between the Low and High Input Voltage Cases		
Condition at the		More than 6 W Under Open-Frame Condition at the Universal Line Input	More Output Power Rating Available due to the Valley Switching		





Functional Description

1. Startup: At startup, an internal high-voltage current source supplies the internal bias and charges the external capacitor (C_a) connected to the V_{CC} pin, as illustrated in Figure 13. When V_{CC} reaches 8.7 V, the FPS begins switching and the internal high-voltage current source is disabled. The FPS continues normal switching operation and the power is supplied from the auxiliary transformer winding unless V_{CC} goes below the stop voltage of 6.7 V.






Figure 13. Startup Block

2. F eedback C ontrol: This dev ice employs c urrentmode control, as shown in Figure 14. An opt o-coupler (such as the FOD817) and shunt regulator (such as the KA431) are typically used to implement the feedback network. Comparing the feedback voltage with the voltage across the R_{sense} resistor makes it pos sible to control the switching duty cycle. When the reference pin voltage of t he s hunt r egulator ex ceeds the internal reference voltage of 2.5 V, the opto-coupler LED current increases, pulling down the feedback voltage and reducing the drain current. This typically occurs when the input voltage is increased or the output load is decreased.

2.1 Pulse-by-Pulse Current Limit: Because c urrentmode control is employed, the peak current through the SenseFET is limited by the inverting input of P WM comparator (V_{FB}^*), as shown in Figure 14. A ssuming that the 225 µA current source flows only through the internal resistor (6R + R=12.6k Ω), the cathode voltage of diode D2 is about 2.8 V. Since D1 is blocked when the feedback voltage (V_{FB}) exceeds 2.8 V, the maximum voltage of the cathode of D2 is clamped at this voltage, clamping V_{FB}^* . Therefore, the peak value of the current through the SenseFET is limited. **2.2 Leading-Edge Blanking (LEB)**: At the instant the internal SenseFET is turned on, a high-current spike usually occurs through the SenseFET, caused by primary-side capacitance and secondary-side rectifier reverse recovery. Excessive voltage across the R_{sense} resistor would lead to incorrect feedback operation in the current mode VS-PWM control. To counter t his effect, th e FPS employs a leading-edge blanking (LEB) circuit to inhibit the VS-PWM comparator for a short time (t_{LEB}) after the SenseFET is turned on.



3. Synchronization: The FSQ510 employs a valleyswitching technique to minimize the switching noise and loss. The basic w aveforms of t he valley s witching converter are shown in Figure 15. To minimize the MOSFET switching loss, the MOSFET should be turned on when the drain voltage reaches its minimum value, as shown in Figure 15. The minimum drain voltage is indirectly detected by m onitoring t he V _{CC} winding voltage, as shown in Figure 15.





4. Protection Circuits: The FSQ510 has two selfprotective functions, overload protection (OLP) and shutdown (TSD). The protections thermal are implemented as auto-restart mode. Once the fault condition is detected, switching is terminated and the SenseFET remains off. This causes V_{CC} to fall. When V_{CC} falls down to the under-voltage lockout (UVLO) stop voltage of 6.7 V, the protection is reset and the startup circuit charges the V_{CC} capacitor. When V_{CC} reaches the start voltage of 8.7 V, the FSQ510 resumes normal operation. If the fault condition is not removed, the SenseFET remains off and V_{CC} drops to stop voltage again. In this manner, the auto-restart can alternately enable and disable the switching of the power SenseFET until the fault condition is eliminated. Because these protection circuits are fully integrated into the IC without external components, reliability is improved without increasing cost. Fault occurs Fault Power removed





Figure 16. Auto Restart Protection Waveforms

4.1 Overload Protection (OLP): Overload is defined as the load current exceeding its nor mallevel due to an unexpected event. In this situation, the protection circuit should t rigger t o pr otect t he S MPS. H owever, even when the SMPS is in the normal operation, the overload protection circuit can be triggered during the load transition. T o av oid t his undes ired oper ation, the overload protection c ircuit is designed to trigger only after a specified time to determine whether it is a transient situation or a true overload situation. Because of t he pul se-by-pulse current limit capability, the maximum peak current through the SenseFET is limited and, therefore, the maximum input power is restricted with a given input voltage. If the output consumes more than this maximum pow er, t he out put v oltage (Vo) decreases below the set voltage. This reduces the current through t he opt o-coupler LE D, w hich al so reduces the opto-coupler transistor current, increasing the feedback voltage (V_{FB}). If V_{FB} exceeds 2.8 V, D1 is blocked and the 5 µA current source starts to charge C_B slowly up In this condition, V FB continues increasing until it reaches 4.7 V, when the switching operation is terminated, as shown in Figure 17. The del ay time for shutdown is the time required to charge C_B from 2.8 V to 4.7 V with 5 µA. A 20 ~ 50 ms delay time is typical for


most appl ications. T his pr otection i s i mplemented in auto-restart mode.



4.2 Thermal Shutdown (TSD): The SenseFET and the control IC on a die in one package make it easy for the control IC to detect the abnormal over temperature of the SenseFET. If the temperature exceeds approximately 140°C, the thermal shutdown triggers and the F PS s tops oper ation. The F PS oper ates i n auto-restart mode until the temperature dec reases t o around 80°C, when normal operation resumes.

5. Soft-Start: The FPS has an internal soft-start circuit that increases the VS-PWM comparator inverting input voltage, t ogether w ith t he S enseFET c urrent, slowly after it starts up. The typical soft-start time is 5 ms. The pulse width to the power's witching dev ice is s progressively increased to establish the correct working conditions for transformers, i nductors, and c apacitors. The voltage on the output capacitors is progressively increased with the intention of smoothly establishing the required output voltage. This helps prevent transformer saturation and r educes stress on t he secondary di ode during startup.

6. Burst-Mode Operation: To m inimize pow er dissipation in s tandby m ode, the F PS ent ers bur st-mode operation. As the I oad dec reases, the f eedback voltage dec reases. As shown in Figure 18, the device automatically enters burst mode when the feedback voltage dr ops bel ow V $_{BURL}$ (750 mV). A t th is point, switching stops and the output voltages start to drop at a rate dependent on s tandby current Ioad. This causes the feedback voltage to rise. Once i t pas ses V $_{BURH}$ (850 mV), switching resumes. The feedback voltage then f alls and t he pr ocess repeats. Burst mode alternately enables and di sables s witching of t he SenseFET, reducing switching loss in standby mode.






7. Advanced Valley Switching Operation: To minimize s witching I oss and E lectromagnetic Interference (EMI), the MOSFET t urns on w hen t he drain v oltage r eaches i ts m inimum value in VS converters. Due to the Discontinuous Conduction Mode (DCM) operation, the feedback voltage is not changed, despite the DC link voltage ripples, if the load condition is not changed. Since the slope of the drain current is changed depending on the DC link voltage, the turn-on duration of MOSFET is variable with the DC link voltage ripples. The switching period is changed continuously with the DC link voltage ripples. Not only the switching at the instant of the minimum drain voltage, but also the continuous change of the switching per iod, reduces EMI. V_S converters inherently scatter the EMI spectrum.


Typical products for VSC turn the MOSFET on when the first valley is detected. In this case, the range of the switching frequency is very wide as a result of the load variations. A t a very light-load, for example, the switching frequency can be as high as several hundred kHz. S ome pr oducts for VSC, such as F airchild's FSCQ-series, define t he t urn-on i nstant of SenseFET change at the first valley into at the second valley, when the load condition decreases under i ts pr edetermined level. T he r ange of s witching frequency narrows somewhat. F or det ails, c onsult an FSCQ-series datasheet, such as:


http://www.fairchildsemi.com/pf/FS/FSCQ1265RT.html


The r ange of t he s witching f requency c an be limited tightly in FSQ-series. Because a k ind of bl anking t ime (t_B) is adopted, as shown in Figure 19, the s witching frequency has minimum and maximum values.

Once the SenseFET is enabled, the next start is prohibited during t he bl anking t ime (t_B) . A fter th e blanking time, the controller finds the first valley within the dur ation of t he valley detection w indow t ime (t_W) (case A, B, and C). If no v alley is f ound in t w, th e internal SenseFET is forced to turn on at the end of t_W (case D). Therefore, FSQ510 has minimum switching frequency of 94.3 kHz and m aximum s witching frequency of 132 kHz, typically, as shown in Figure 20.









FAIRCHILD SEMICONDUCTOR TRADEMARKS The following includes registered and unregistered trademarks and service marks, owned by Fairchild Serriconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks. E-PES™ AccuPower™ 2 I.) . AX-CAP FRFET® Global Power Resource^{su} BitSiC™ PowerTrench[®] GreenBridge™ Build it Now™ PowerXS™ CorePLUS™ Green FPS™ Programmable Active Droop™ Green FPS™ e-Series™ CorePOWER™

Gmax™

GTO™

IntelliMAX™

MegaBuck™

MicroFET™

MicroPak™

MicroPak2™

MillerDrive™

MotionMax™

OPTOLOGIC[®]

OPTOPLANAR[®]

mWSaver®

OptoHiT™

MICROCOUPLER™

ISOPLANAR™

OFFT OSTM Quiet Series™ RapidConfigure™)™ Making Small Speakers Sound Louder and Better™ Saving our world, 1mW/WkW at a time™ SignalWise™ SmartMax™ SMART START™ Solutions for Your Success™ SPM **STEALTH™** SuperFET® SuperSOT™-3 SuperSOT™-6 SuperSOT™-8 SupreMOS[®] SyncFET™

Sync-Lock™ TinyBoost® TinyBuck® TinyCalc™

TinyLogic[®] **TINYOPTO™** TinyPower™ TinyPWM™ TinyWire™ TranSiC™ TriFault Detect™ TRUECURRENT®* µSerDes™



UHC

Ultra FRFET™ UniFET™ VCX™. VisualMax™ VoltagePlus™ XS™

* Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

DISCLAIMER

CROSSVOL7™

DEUXPEED

EcoSPARK®

EfficientMax[™]

®

Fairchild®

FACT[®] FAST[®]

FPSTM

FastvCore™

FETBench™

Dual Cool™

ESBCTM.

Current Transfer Logic™

Fairchild Semiconductor®

FACT Quiet Series™

CTL™

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN, NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user
- 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors

PRODUCT STATUS DEFINITIONS

Datasheet Identification Product Sta		Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. 166