

August 2012

FSL176MRT Green-Mode Fairchild Power Switch (FPS™)

Features

- Advanced Soft Burst-Mode Operation for Low Standby Power and Low Audible Noise
- Random Frequency Fluctuation for Low EMI
- Pulse-by-Pulse Current Limit
- Various Protection Functions: Overload Protection (OLP), Over-Voltage Protection (OVP), Abnormal Over-Current Protection (AOCP), Internal Thermal Shutdown (TSD) with Hysteresis, Output-Short Protection (OSP), and Under-Voltage Lockout (UVLO) with Hysteresis
- Low Operating Current (0.4mA) in Burst Mode
- Internal Startup Circuit
- Internal High-Voltage SenseFET: 650V
- Built-in Soft-Start: 15ms
- Auto-Restart Mode

Applications

 Power Supply for LCD Monitor, STB, and DVD Combination

Description

The F SL176MRT is an integrated Pulse W Modulation (PWM) controller and SenseFET specifically designed for offline Sw itched-Mode Power Supplies (SMPS) with minimal external components. T he PW M controller includes an in tegrated fixed-frequency oscillator, Under-Voltage Lockout (UVLO), Edge Blanking (LEB), optimized gate driver, internal soft-start, temperature-co mpensated precise current sources for loop compensation, and self-protection circuitry. Compared with a discrete MOSF ET and PW M controller solution, the F SL176MRT can reduce total cost, component count, size, and w simultaneously increasing efficiency , productivity , and system reliability. This device provides a basic platform for cost-effective design of a flyback converter.

Ordering Information

					C	utput Pov	ver Table ⁽²⁾		
Part Number	Operating Package Junction		Current		230V _{AC} ±15% ⁽³⁾		85~265V _{AC}		Replaces
r art Namber r ackage	Temperature Limit		(Max.)	Adapter ⁽⁴⁾	Open Frame ⁽⁵⁾	Adapter ⁽⁴⁾	Open Frame ⁽⁵⁾	Device	
FSL176MRTUDTU	TO-220 6-Lead ⁽¹⁾ U- Forming	-40°C ~ +125°C	3.50A	1.6Ω	80W	90W	48W	70W	FSGM0765R

Notes:

- 1. Pb-free package per JEDEC J-STD-020B.
- 2. The junction temperature can limit the maximum output power.
- 3. 230V AC or 100/115V_{AC} with voltage doubler.
- 4. Typical continuous power in a non-ventilated enclosed adapter measured at 50°C ambient temperature.
- 5. Maximum practical continuous power in an open-frame design at 50°C ambient temperature.

Application Circuit




Figure 1. Typical Application Circuit

Internal Block Diagram




Figure 2. Internal Block Diagram

Pin Configuration




Figure 3. Pin Configuration (Top View)

Pin Definitions

Pin#	Name	Description			
1	Drain	SenseFET Drain. High-voltage power SenseFET drain connection.			
2	GND	Ground. This pin is the control ground and the SenseFET source.			
3	V _{CC}	Power Supply . This pin is the positive supply input, which provides the internal operating current for both startup and steady-state operation.			
4 F	В	eedback . This pin is internally connected to the inverting input of the PWM comparator. The collector of an opto-coupler is typically tied to this pin. For stable operation, a capacitor hould be placed between this pin and GND. If the voltage of this pin reaches 7V, the overload rotection triggers, which shuts down the FPS.			
5	NC	No Connection			
6 V	STR	Startup . This pin is connected directly, or through a resistor, to the high-voltage DC link. At startup, the internal high-voltage current source supplies internal bias and charges the external capacitor connected to the V_{CC} pin. Once V_{CC} reaches 12V, the internal current source (I_{CH}) is disabled.			

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter			Min.	Max.	Unit
V_{STR}	V _{STR} Pin Voltage				650	V
V _{DS}	Drain Pin Voltage				650	V
V _{CC}	V _{CC} Pin Voltage				26	V
V_{FB}	Feedback Pin Voltage			-0.3	12.0	V
I _{DM}	Drain Current Pulsed				12.8	Α
	Continuous Cuitabina	Drain Current(6)	T _C =25°C	6.4		Α
I _{DS}	Continuous Switching	Continuous Switching Drain Current ⁽⁶⁾ $T_C=100^{\circ}C$				Α
E _{AS}	Single Pulsed Avalance	he Energy ⁽⁷⁾	<u>.</u>		390	mJ
P _D	Total Power Dissipatio	n (T _C =25°C) ⁽⁸⁾		50		W
-	Maximum Junction Ter	mperature			150	°C
T_J	Operating Junction Temperature ⁽⁹⁾			-40	+125	°C
T _{STG}	Storage Temperature			-55	+150	°C
ECD	Electrostatic	Electrostatic Human Body Model, JESD22-A114 Discharge Capability Charged Device Model, JESD22-C101			4.5	
ESD	Discharge Capability				2.0	kV

Notes:

- 6. Repetitive peak switching current when the inductive load is assumed: Limited by maximum duty (D_{MAX}=0.74) and junction temperature (see Figure 4.).
- 7. L=45mH, starting T_J=25°C.
- 8. Infinite cooling condition (refer to the SEMI G30-88).
- 9. Although this parameter guarantees IC operation, it does not guarantee all electrical characteristics.




Figure 4. Repetitive Peak Switching Current

Thermal Impedance

T_A=25°C unless otherwise specified.

Symbol F	Symbol Parameter			
θ_{JA}	Junction-to-Ambient Thermal Impedance ⁽¹⁰⁾ 63.5		°C/W	
θ_{JC}	Junction-to-Case Thermal Impedance ⁽¹¹⁾ 2.5		°C/W	

Notes:

- 10. Free standing without heat sink under natural convection condition, per JEDEC 51-2 and 1-10.
- 11. Infinite cooling condition per Mil Std. 883C method 1012.1.

Electrical Characteristics

 $T_J = 25^{\circ}C$ unless otherwise specified.

Symbol Parameter			Conditions	Min.	Тур.	Max.	Unit
SenseFET S	Section						
BV _{DSS}	Drain-Source Breakdown Voltage		$V_{CC} = 0V, I_D = 250 \mu A$	650			V
I _{DSS}	Zero-Gate-Volta	age Drain Current	V _{DS} = 520V, T _A = 125°C			250	μΑ
R _{DS(ON)}	Drain-Source C	n-State Resistance	V _{GS} =10V, I _D =1A		1.3	1.6	Ω
C _{ISS} Inpu	t Capacitar	nce ⁽¹²⁾	$V_{DS} = 25V, V_{GS} = 0V, f=1MHz$		674		pF
C _{OSS} Out	put Capacit	ance ⁽¹²⁾	$V_{DS} = 25V, V_{GS} = 0V, f=1MHz$		93		pF
t _r Rise	Time		$V_{DS} = 325V$, $I_D = 4A$, $R_G = 25\Omega$		30		ns
t _f Fall	Time		$V_{DS} = 325V$, $I_D = 4A$, $R_G = 25\Omega$		26		ns
t _{d(on)} T	urn-On Delay		$V_{DS} = 325V$, $I_D = 4A$, $R_G = 25\Omega$		16		ns
t _{d(off)} T	urn-Off Delay		V_{DS} = 325V, I_{D} = 4A, R_{G} =25 Ω		39		ns
Control Sec	tion						
f _S	Switching Frequ	uency ⁽¹²⁾	V _{CC} = 14V, V _{FB} = 4V	61	67	73	kHz
Δf_{S}	Switching Frequ	uency Variation ⁽¹²⁾	-25°C < T _J < 125°C	±5		±10	%
D _{MAX}	Maximum Duty	Ratio	V _{CC} = 14V, V _{FB} = 4V	61	67	73	%
D _{MIN}	Minimum Duty	Ratio	V _{CC} = 14V, V _{FB} = 0V				%
I _{FB}	Feedback Sour	ce Current	V _{FB} =0V	65	90	115	μΑ
V _{START}			V _{FB} = 0V, V _{CC} Sweep	11	12	13	V
V_{STOP}	UVLO Threshold Voltage		After Turn-On, V _{FB} = 0V	7.0	7.5	8.0	V
t _{S/S}	Internal Soft-Sta	art Time	V _{STR} = 40V, V _{CC} Sweep		15		ms
Burst-Mode	Section						
V _{BURH}				0.39 0.45		0.51	V
V _{BURL}	Burst-Mode Vol	Itage	V _{CC} = 14V, V _{FB} Sweep	0.26	0.30	0.34	V
V _{Hys}	1			150			mV
Protection S	Section					1	
I _{LIM}	Peak Drain Cur	rent Limit	di/dt = 300mA/μs	3.15	3.50	3.85	Α
V _{SD}	Shutdown Feed	lback Voltage	V _{CC} = 14V, V _{FB} Sweep	6.45	7.00	7.55	V
I _{DELAY}	Shutdown Dela	y Current	V _{CC} = 14V, V _{FB} = 4V	1.2	2.0	2.8	μΑ
t _{LEB}	Leading-Edge Blanking Time ⁽¹²⁾⁽¹⁴⁾				300		ns
V _{OVP}	Over-Voltage Protection		V _{CC} Sweep	23.0	24.5	26.0	V
t _{OSP}	Threshold Time		OSP Triggered when	0.7 1.	0	1.3	μS
V _{OSP}	Output-Short Protection ⁽¹²⁾	Threshold V _{FB}	t _{ON} <t<sub>OSP & V_{FB}>V_{OSP}</t<sub>	1.8	2.0	2.2	V
t _{OSP_FB}	Protection V _{FB} Blanking Time		(Lasts Longer than t _{OSP_FB})	2.0	2.5	3.0	μS
TSD		<u> </u>	Shutdown Temperature	130	140	150	°C
T _{Hys} Hy	Thermal Shutdo	own Temperature ⁽¹²⁾	steresis		60		°C

Continued on the following page...

Electrical Characteristics (Continued)

 $T_J = 25^{\circ}C$ unless otherwise specified.

Symbol P	arameter	Conditions	Min.	Тур.	Max.	Unit		
Total Device	Total Device Section							
I _{OP}	Operating Supply Current, (Control Part in Burst Mode)	V _{CC} = 14V, V _{FB} = 0V	0.3	0.4	0.5	mA		
I _{OPS}	Operating Switching Current, (Control Part and SenseFET Part)	V _{CC} = 14V, V _{FB} = 2V	1.1	1.5	1.9	mA		
I _{START} Sta	rt Current	V _{CC} =11V (Before V _{CC} Reaches V _{START})	85 12	0	155	μΑ		
I _{CH}	Startup Charging Current	$V_{CC} = V_{FB} = 0V$, $V_{STR} = 40V$	0.7	1.0	1.3	mA		
V_{STR}	Minimum V _{STR} Supply Voltage	$V_{CC} = V_{FB} = 0V$, V_{STR} Sweep		26		V		

Notes:


- 12. Although these parameters are guaranteed, they are not 100% tested in production.
- 13. Average value.
- 14. t LEB includes gate turn-on time.

Comparison of FSGM0765R and FSL176MRT

Function	FSGM0765R	FSL176MRT	Advantages of FSL176MRT
Random Frequency Fluctuation		Built-in	Low EMI
Operating Current	1.6mA	0.4mA	Very low standby power

Typical Performance Characteristics

Characteristic graphs are normalized at T_A=25°C.







Figure 5. Operating Supply Current (I_{OP}) vs. T_A

Figure 6. Operating Switching Current (I_{OPS}) vs. T_A







Figure 7. Startup Charging Current (I_{CH}) vs. T_A

Figure 8. Peak Drain Current Limit (I_{LIM}) vs. T_A







Figure 9. Feedback Source Current (IFB) vs. TA

Figure 10. Shutdown Delay Current (I_{DELAY}) vs. T_A

Typical Performance Characteristics

Characteristic graphs are normalized at T_A=25°C.







Figure 11. UVLO Threshold Voltage (V_{START}) vs. T_A

Figure 12. UVLO Threshold Voltage (V_{STOP}) vs. T_A







Figure 13. Shutdown Feedback Voltage (V_{SD}) vs. T_A

Figure 14. Over-Voltage Protection (V_{OVP}) vs. T_A






Figure 15. Switching Frequency (f_S) vs. T_A

Figure 16. Maximum Duty Ratio (D_{MAX}) vs. T_A

Functional Description

1. Startu p: At startup, an source supplies the internal high-voltage current nal bias and charges the external capacitor (C $_{\rm Vcc}$) connected to the V $_{\rm CC}$ pin, as illustrated in Figure 17. When V $_{\rm CC}$ reaches 12V, the FSL176MRT begins swhitching and the internal high-voltage current source is disabled. The FSL176MRT continues normal swhitching operation and the power is supplied from the auxiliary transformer whinding unless V $_{\rm CC}$ goes below the stop voltage of 7.5V.




Figure 17. Startup Block

2. Soft-Start: The internal soft-start circuit increases the PWM comparator inverting input voltage, together with the SenseFET current, slow ly after startup. The typical soft-start time is 15ms. The pulse width to the power switching device is progressively increased to establish the correct working conditions for transformers, inductors, and capacitors. The voltage on the output capacitors is progressively increased to smoothly establish the required output voltage. This helps prevent transformer saturation and reduces stress on the secondary diode during startup.

- **3. F eedback Control**: T his device employ s current-mode control, as show n in Figure 18. An opto-coupler (such as the F OD817) and shunt regulator (such as the KA431) are ty pically used to implement the feedback network. Comparing the feedback voltage w ith the voltage across the R _{SENSE} resistor makes it possible to control the switching duty cycle. When the reference pin voltage of the shunt regulat or exceeds the internal reference voltage of 2.5V, t he opto-coupler LED current increases, pulling dow n the feedback voltage and reducing drain current. T his ty pically occurs w hen the input voltage is increased of the output load is decreased.
 - 3.1 Pulse-by-Pulse Current Limit: Because current-mode control is employ ed, the peak current through the SenseFET is limited by the inverting input of the PWM comparator (V $_{FB}{}^{*}$), as show n in Figure 18. Assuming that the 90 $\,\mu A$ current source flows only through the internal resistor (3R + R = 27k Ω), the cathode voltage of diode D2 is about 2.5V. Since D1 is blocked when the feedback voltage (V $_{FB}$) exceeds 2.5V, the maximum voltage of the cathode of D2 is clamped at this voltage. Therefore, the peak value of the current through the SenseFET is limited.
 - **3.2 Leading-Edge Blanking (LEB)**: At the instant the internal SenseF ET is tur ned on, a high-current spike usually occurs through the SenseF ET, caused by primary-side capacitance and secondary-side rectifier reverse recovery. Excessive voltage across the R_{SENSE} resistor leads to incorre ct feedback operation in the current-mode PWM control. To counter this effect, the FSL176MRT employs a leading-edge blanking (LEB) circuit. This circuit inhibits the PW M comparator for t_{LFB} (300ns) after the SenseFET is turned on.




Figure 18. Pulse Width Modulation Circuit

4. Prote ction Circuits: The F SL176MRT has several self-protective functions, su ch as Overload Protection (OLP), Abnormal Over-Current Protection (AOCP), Output-Short Protection (OSP), Over-Voltage Protection (OVP), and T hermal Shutdow n (T SD). All protections are implemented as auto-restart. Once fault condition is detected. switching is terminated and the SenseFET remains off. T his causes V_{CC} to fall. When V_{CC} falls to the Under-Voltage Lockout (UVLO) stop voltage of 7.5V, the pr otection is reset and the V_{CC} capacitor. W hen V _{CC} startup circuit charges the reaches the start voltage of 12.0V, the F SL176MRT resumes normal operation. If the fault condition is not removed, the SenseFET remains off and V _{CC} drops to stop voltage again. In this manner, the auto-restart can alternately enable and disable the switching of the power SenseFET until the faul t condition is eliminated. Because these protection circ uits are fully integrated into the IC without external components, the reliability is improved without increasing cost.




Figure 19. Auto-Restart Protection Waveforms

4.1 Overload Protection (OLP): Overload is defined as the load current exceeding its normal level due to an unexpected abnormal event. In this situation, the protection circuit should tri gger to protect the SMPS. However, when the SMPS is in normal operation, the overload protection circuit can be triggered during load transition. To avoid this undesired operation, the overload protection circuit is designed to trigger only after a specified time to determine w hether it is a transient situation or a true overload situation. Because of the pulse-by-pulse current-limit capability, the maximum peak current through the SenseF ET is limited and, therefor e, the maximum input pow er is restricted w ith a given i nput voltage. If the output consumes more than this maximum power, the output voltage (V_{OUT}) decreases below the set voltage. This reduces the current thr ough the opto-coupler LED, which also reduces the opto-coupler transistor current, thus increasing the feedback voltage (V FR). If V_{FB} exceeds 2.5V, D1 is blocked and the 2.0µA current source starts to charge C FR slowly up In this condition, V FB continues increasing until it reaches

7.0V, when the switching operation is terminated, as shown in F igure 20. T he del ay for shutdow n is the time required to charge C $_{\rm FB}$ from 2.5V to 7.0V w ith 2.0 μ A. A 25 ~ 50ms delay is typical. This protection is implemented in auto-restart mode.




Figure 20. Overload Protection

4.2 A bnormal Ov er-Current Prote ction (A OCP): When the secondary rect ifier diodes or the transformer pins are short ed, a steep current w extremely high di/dt can flow through the SenseF ET during the minimum turn-on time. Overload protection is not enough to protect the F SL176MRT in that abnormal case; since severe current stress is imposed on the SenseFET until OLP is triggered. The FSL176MRT internal AOCP circuit is shown in Figure 21. When the gate turn-on signal is applied to power SenseFET, the AOCP block is enabled and monitors the current through the sensing resistor. The voltage across the resistor is compared with a preset AOCP level. If the sensing resistor voltage is greater than the AOCP level, the se t signal is applied to the S-R latch, resulting in the shutdown of the SMPS.




Figure 21. Abnormal Over-Current Protection

4.3. Output-Short Prote ction (OSP): If the output is shorted, steep current with extremely high di/dt can flow through the SenseFET during the minimum turnon time. Such a steep current brings high-voltage stress on the drain of the SenseFET when turned off. To protect the device from this abnormal condition, OSP is included. It is comprised of detecting V_{FB} and SenseFET turn-on time. When the V_{FB} is higher than 2.0V and the SenseFET turn-on time is low er than 1.0µs, the FSL176MRT recognizes this condition as an abnormal error and shuts down PW M switching until V_{CC} reaches V_{START} again. An abnormal condition output short is shown in Figure 22.




Figure 22. Output-Short Protection

4.4 Ov er-Voltage Pro tection (OVP): If the secondary-side feedback circuit malfunctions or solder defect causes an opening in the feedback path, the current through the opto-coupler transistor becomes almost zero. Then V_{FB} climbs up in a similar manner to the overload situat ion, forcing the preset maximum current to be supplied to the SMPS until the overload protection is triggered. Because more energy than required is provided to the output, the output voltage may exceed the ra ted voltage before the overload protection is tri ggered, resulting in the breakdown of the devices in the secondary side. To prevent this situation, an O VP circuit is employed. In general, the V _{CC} is proportional to the output voltage and the F SL176MRT uses V_{CC} instead of directly monitoring the output voltage. If V_{CC} exceeds 24.5V, an OVP circuit is triggered, resulting in the termination of the sw itching operat ion. To avoid undesired activation of OVP during normal operation, V_{CC} should be designed to be below 24.5V.

4.5 Thermal Shutdow n (TSD): The SenseF ET and the control IC on a die in one package makes it easier for the control IC to detec t high temperature of the SenseFET. If the temperature exceeds ~ 140°C, the thermal shutdow n is triggered and stops operation. The F SL176MRT operates in auto-restart mode until the temperature dec reases to around 75 °C, w hen normal operation resumes.

5. Soft Burst-Mode Operation: To minimize pow er dissipation in Standby M ode, the F SL176MRT enters Burst-Mode operation. As the load decreases, the feedback voltage decreases. The device automatically enters Burst Mode when the feedback voltage drops below V $_{\text{BURL}}$ (300mV), as shown in F igure 23. At this point, switching stops and the output voltages start to drop at a rate dependent on standby current load. This causes the feedback voltage to rise. Once it passes V_{BURH} (450mV), switching resumes. The feedback voltage then falls and the process repeats. Burst Mode alternately enables and dis ables switching of the SenseFET, reducing switching loss in Standby Mode.




Figure 23. Burst-Mode Operation

6. Random Frequency Fluctuation (RFF): Fluctuating switching frequency of an SMPS can reduce spreading the energy over a wide frequency range. The reduction is directly related to the amount of EMI switching frequency variation, which is limited internally. The switching frequency is determined randomly by the external feedback voltage and an internal free-running oscillator at every sw itching instant. T his random frequency fluctuation scatters the EMI noise around typical switching frequency (67kHz) effectively and can reduce the cost of the input filter in cluded to meet the EMI requirements (e.g. EN55022).




Figure 24. Random Frequency Fluctuation

Typical Application Circuit

Application	Input Voltage Rated Output		Rated Power
LCD Monitor	95 - 965V	5.0V (3A)	64W
Power Supply	85 ~ 265V _{AC}	14.0V (3.5A)	0400

Key Design Notes:

- 1. The delay for overload protection (OLP) is designed to be about 30ms with C105 (8.2nF). OLP time between 39ms (12nF) and 46ms (15nF) is recommended.
- 2. The SMD-type capacitor (C106) must be placed as close as possible to the V_{CC} pin to avoid malfunction by abrupt pulsating noises and to improve ESD and surge immunity. Capacitance between 100nF and 220nF is recommended.




Figure 25. Schematic

Transformer Specification

Core: EER3019 (A_e=134 mm²)

■ Bobbin: EER3019




Figure 26. Transformer Specification

Table 1. Winding Specification

Dia	(C E) Wine	T	Min din a Made a d	Barrier Tape			
Pin	Pin $(S \rightarrow F)$ Wire Turns Winding Method		ТОР В	ОТ	Ts		
N _p /2(BOT)	3 → 2	0.4φ×1	18	Solenoid Winding		2.0mm	1
Insulation: Polyest	er Tape t = 0.025m	nm, 2 Layers					
N _{5V}	7 → 6	0.4φ×3 (TIW)	3	Solenoid Winding		3.0mm	1
Insulation: Polyest	Insulation: Polyester Tape t = 0.025mm, 2 Layers						
N _a	4 → 5	0.20φ×1 8		Solenoid Winding	4.0mm	3.0mm	1
Insulation: Polyest	er Tape t = 0.025m	nm, 2 Layers					
N _{5V}	8 → 6	0.4φ×3 (TIW)	3	Solenoid Winding		3.0mm	1
Insulation: Polyest	er Tape t = 0.025m	nm, 2 Layers					
N _{14V}	10 → 8	0.4φ×3 (TIW)	5	Solenoid Winding			1
Insulation: Polyester Tape t = 0.025mm, 2 Layers							
N _p /2(TOP) 2	→ 1	0.4φ×1 18		Solenoid Winding		2.0mm	1
Insulation: Polyester Tape t = 0.025mm, 2 Layers							

Table 2. Electrical Characteristics

	Pin	Specification	Remark
Inductance	1-3	465μH ±6%	67kHz, 1V
Leakage	1-3	10μH Maximum	Short all other pins

Table 3. Bill of Materials

Part #	Value	Note	Part #	Value	Note	
		Fuse Cap	acitor			
F101	250V 3.15A		C101	220nF / 275V	Box (Pilkor)	
		NTC	C102 15	0nF /275V	Box (Pilkor)	
NTC101	5D-11	DSC	C103	120µF / 400V	Electrolytic (SamYoung)	
	R	esistor	C104 3.3	3nF /630V	Film (Sehwa)	
R101 1	.5M Ω, J	1W	C105	12nF / 100V	Film (Sehwa)	
R103 4	3k Ω, J	1W	C106	220nF	SMD (2012)	
R201 1	k Ω, F	1/4W, 1%	C107	47µF / 50V	Electrolytic (SamYoung)	
R202 1	.2k Ω, F	1/4W, 1%	C201	1000µF / 25V	Electrolytic (SamYoung)	
R203 1	8k Ω, F	1/4W, 1%	C202	1000µF / 25V	Electrolytic (SamYoung)	
R204 8	k Ω, F	1/4W, 1%	C203	1000µF / 25V	Electrolytic (SamYoung)	
R205 8	k Ω, F	1/4W, 1%	C204	2200µF / 10V	Electrolytic (SamYoung)	
			C205	1000μF / 16V	Electrolytic (SamYoung)	
			C206	1000μF / 16V	Electrolytic (SamYoung)	
		IC	C207	100nF	SMD (2012)	
		IC	C208	100nF	SMD (2012)	
SMPS	FSL176MRT	Fairchild Semiconductor	C301	4.7nF / Y2	Y-cap (Samhwa)	
IC201 K	A431LZ	Fairchild Semiconductor	Inductor			
IC301 F	OD817B	Fairchild Semiconductor	LF101	20mH	Line Filter 0.5Ø	
		Diode	L201	5µH	5A Rating	
D101 1	N4007	Vishay	L202 5µl	H	5A Rating	
D102 U	D102 UF 4004 Vishay			Transfo	ormer	
ZD101 1	N4750	Vishay	T101 46	5µH		
D201 N	BR20150CT	Fairchild Semiconductor				
D202 F	YPF2006DN	Fairchild Semiconductor				
BD101 (33SBA60	Vishay				




Figure 28. 6-Lead, TO220, Fullpack, U-Forming, 2 DAP

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Packagespecifications not expand the terms of Fairchild worldwide terms and conditions pecifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Seimonductors online packaging area for the most recent package drawings: http://www.fairchildseimom/packaging/





TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

F-PFS™ 2CoolT AccuPower™ FRFET® AX-CAP™* Global Power ResourceSM GreenBridge™ BitSiC™ Build it Now™ Green FPS™ CorePLUS™ Green FPS™ e-Series™ CorePOWER™ Gmax™ **GTO™** CROSSVOLT"

IntelliMAXTM CTL™ ISOPLANAR™ Current Transfer Logic™ Making Small Speakers Sound Louder DEUXPEED® and Better Dual Cool™

EcoSPARK® EfficientMax™ ESBC™

Fairchild® Fairchild Semiconductor® FACT Quiet Series™ FACT FAST® FastvCore™

FFTBench™ FlashWriter®* PowerTrench® PowerXSTM

Programmable Active Droop™

QFET' OSTM Quiet Series™ RapidConfigure™

Saving our world, 1mW/W/kW at a time™ SignalWise™

SmartMax™ SMART START™ Solutions for Your Success™

STEALTH™

SuperFET® SuperSOT™-3 SuperSOT™-6 SuperSOT™-8 SupreMOS® SyncFET™ Sync-Lock™ SYSTEM GENERAL®

The Power Franchise® wer TinyBoost™ TinyBuck™ TinyCalc™ TinyLogic[®] TINYOPTO™ TinyPower™ TinyPWM™ TinyWire™ TranSIC™ TriFault Detect™ TRUECURRENT®* uSerDes™

UHC[®] Ultra FRFET™ UniFET™ VCX™ VisualMax™ VoltagePlus™ XS™

* Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

MegaBuck™

MicroFET™

MicroPak™

MicroPak2™

Miller Drive™

Motion Max™

mWSaver™

OptoHiT™

OPTOLOGIC®

OPTOPLANAR®

MICROCOUPLER™

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS

Definition of Terms		
Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. 162